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SUMMARY
Ion implantation is an alternative technique to the epitaxial growth 
of semiconductor material for device fabrication. In this work, Se"^  
ions have been implanted directly into bulk grown semi-insulating GaAs 
substrates to fabricate low noise MESFET devices. The device performance, 
when operated at dc and high frequencies, is shown to be dependent on 
the quality and technique and growth of the material. The basic principles 
of device operation have been outlined, followed by a review of previous 
studies of the assessment of GaAs and the influence of material and 
geometric parameters on device performance.
Analysis of the different material types by secondary ion mass spectrometry 
has revealed high concentrations of donor impurities in the boat grown 
GaAs which have a significant influence on the ion implanted devices.
In particular, large variations in saturation current, pinch off voltage 
and noise figure have been observed for materials implanted and fabricated 
under identical conditions. Cathodoluminescence has been used to gain 
further insight into the role of impurities in these materials and its 
potential as a technique for ingot selection assessed. The results 
have revealed the presence of acceptor impurities and native crystalline 
defect complexes, undetected by the chemical analysis which may account 
for some of the observed variations in material stability and device 
parameters. Measurements at the temperature of liquid helium have provided 
a further insight into the compensation mechanisms in the Cr doped and 
undoped semi insulating GaAs.
LIST OF BASIC SYMBOLS 
SYMBOL
q
%
N.
h
c
X
E
m*
m
o
s^at
V
7 dss
(T
P.
MAG
MSG
w
NAME 
electron charge 
electron mobility 
donor impurity density 
acceptor impurity density 
substrate doping density 
electron velocity 
permittivity of free space 
semiconductor permittivity 
built in potential 
schottky barrier height 
Planck’s constant 
frequency of light 
wavelength 
electric field 
effective mass of electron 
rest mass of electron 
drain source current at saturated 
drift velocity 
saturated current with gate 
connected to source 
standard deviation 
resistivity
Maximum available gain 
Maximum stable gain 
2 IT  X frequency
2 7T X internal cut off frequency 
unmodulated channel conductance 
conductance for partially depleted 
channel
UNIT
coulombs
2 -1 -1 cm V s
cm-3
cm
-3
cm
-3
cm s
-1
farad cm-1
-1farad cm
volts
volts
joule-sec
Hz
cm
volts cm 
kg 
kg 
mA 
cms 
mA
<r
U - cm 
dB 
dB
2 77- f
2 7T f„
-1
-1
ohm
-1
ohm-1
CONTENTS
Page
SECTION 1
1.1 Introduction 1
1.2 Scope of the work 6
SECTION 2 PREVIOUS WORK 8
2.1 Growth of GaAs for use in device fabrication 8
2.1.1 Crystal pulling 9
2.1.2 Horizontal gradient freeze 9
2.2 Characterisation of GaAs 10
2.2.1 Basic principles of luminescence 10
2.2.2 Donor and acceptor levels 11
2.2.3 Phonon-electron interactions 12
2.3.1 Characterisation of heat treated substrates 14
2.3.2 Characterisation of encapsulated GaAs 16
2.3.3 Characterisation of deep levels in GaAs 17
2.3.4 Characterisation by other techniques 18
2.4 Characterisation of GaAs MESFETs 22
2.4.1 DC operation of the MESFET 22
2.4.2 Analysis for GaAs 27
2.4.3 Extension of the theory to ion implanted devices 29
2.4.4 Small signal analysis of the MESFET 31
2.4.5 Operation at high frequency 34
2.4.6 Analysis of noise in FETs 36
2.5 Device considerations 39
SECTION 3 EXPERIMENTAL TECHNIQUES * 48
3.1 Assessment of SI GaAs 48
3.1.1 Cathodoluminescence 48
3.1.2 Secondary Ion Mass spectrometry 53
3.1.3 Atomic absorption spectroscopy 55
3.1.4 Preparation of material 56
3.1.5 Ion Implantation 56
3.1.6 Encapsulation 57
3.2 Electrical assessment of the implanted GaAs 57
3.2.1 Thermal stability measurements 58
3.3 Device fabrication 58
3.3.1 Photolithography 58
3.2.2 Alignment 59
3.3.3 Definition of metal patterns 60
3.3.4 Slice orientation 82
3.3.5 Slice cleaning 85
3.4 Fabrication of ohmic contacts 86
3.4.1 Measurement of contact resistance 66
3.4.2 Mesa pattern formation 68
3.4.3 Gate metallization 68
3.5 DC assessment 89
3.5.1 Measurement of device resistances 70
3.6 High frequency measurement 72
3.6.1 Packaging 72
3.6.2 Measurement of noise figure 73
3.6.3 Measurement of microwave gain 76
CONTENTS
Page
SECTION 4 EXPERIMENTAL RESULTS 80
4.1 Introduction 80
4.2 Cathodoluminescence results 81
4.2.1 Measurements at liquid nitrogen temperature 81
4.2.1.1 Transitions from shallow levels 81
4.2.1.2 Transitions from deep levels 85
4.2.2 Liquid helium temperature’ measurements 86
4.2.2.1 Shallow levels 86
4.2.2.2 Deep levels 88
4.2.3 Luminescence of annealed GaAs 90
4.2.4 Summary of cathodoluminescence results 92
4.3 Assessment by other techniques 92
4.3.1 Results of SIMS analysis 92
4.3.2 Results of AAS 96
4.3.3 Results of ion implantation 97
4.3.4 Resistance profiles 100
4.3.5 Thermal stability 101
4.3.6 Summary of assessment results 103
4.4 Results of device assessment 104
4.4.1.1 DC results 104
4.4.1.2 Microwave frequency results 106
4.4.1.3 Device measurements above 8 GHz 106
4.4.2 Devices fabricated oh ion implanted material 109
4.4.2.1 Effects of annealing conditions 109
4.4.2.2 DC characterisation 109
4.4.2.3 High frequency performance 111
4.4.3 Variation of NF min with gate length 113
4.5 Effect of substrate material on device performance 113
4.5.1 dc characteristics 115
4.5.1.1 Saturation current 115
4.5.1.2 Completed devices 116
4.5.2 DC Analysis 120
4.5.2.1 Light sensitivity of device characteristics 120
4.5.2.2 Contact resistance 120
4.5.2.3 Channel resistance 122
4.5.3 High frequency results 122
4.5.3.1 Minimum noise figure 122
4.5.3.2 S parameter measurements 124
4.6 Computer simulation of device characteristics 126
4.6.1 Epitaxial layers 126
4.6.2 Ion implanted layers 127
4.7 Summary of device results 133
SECTION 5 DISCUSSION , 136
5.1 Introduction 136
5.2 Assessment of SI GaAs 136
5.2.1 Cathodoluminescence analysis 138
5.3 Assignment of transitions 139
5.3.1 Near band edge transitions 139
5.3.1.1 Band I 139
5.3.1.2 Band II 142
5.3.1.3 Band IV 143
5.3.1.4 Band VI 144
CONTENTS
Page
5.3.2 Deep level luminescence 146
5.3.2.1 Band V 146
5.3.2.2 Band VII 147
5.3.3 Effect of annealing on deep level luminescence 149
5.4 Correlation of material and electrical properties 150
5.4.1 Mobility 150
5.4.2 Thermal stability 151
5.4.3 Summary 152
5.5 Discussion of device results 153
5.5.1 Influence of the material on device performance 153
5.5.1.1 Saturation current 153
5.5.1.2 Device characteristics 153
5.5.1.3 High frequency performance 154
5.5.2 Material parameters 158
5.6 Influence of technology on device characteristics 159
5.6.1 Post implant annealing 159
5.6.2 Uniformity 160
5.6.3 Limitation of the calculations 162
5.6.4 Summary 166
SECTION 6
6.1 Conclusions 168
6.2 Future work 171
ACKNOWLEDGEMENTS 173
REFERENCES 174
APPENDIX 1 177
APPENDIX 2 183
SECTION 1
1.1 Introduction
Since the introduction of the bipolar transistor in 1948 there have 
been great advances in the understanding of materials and their fabrication 
technology which have lead to the production of transistors with microwave 
performance. The development of the arsenic doped emitter process in 
silicon and the capability of resolving 1 Pm geometries by photolithography 
have enabled the fabrication of Si bipolar transistors with microwave 
performance above 8 GHz.
Developments of the field effect transistor (FET) have led to microwave 
performances fully equivalent to that of bipolar devices in Si and the 
stability of the thermal oxide formed has enabled the fabrication the 
present family of device structures. The FET is a unipolar device, 
based on majority carrier flow alone. A variety of semiconductor materials, 
including GaAs,InP,InAs with majority carrier transport properties superior 
to Si have presented a challenge for device applications in the microwave 
frequency range. Many of these materials are still in the early stages 
of development but devices in GaAs have shown much promise in recent 
years and have demonstrated higher gain and lower noise performance 
than biplar transistors above 4 GHz. In GaAs, the conducting electrons 
have a maximum mobility six times larger than that for Si and reach 
twice the limiting velocity at much lower electric fields. As a result,
GaAs FETs offer similar gain levels at twice the frequency of Si devices 
of similar geometry and applied voltage. The lower resistivity reduces 
the parasitic noise sources giving a lower noise performance.
The most promising microwave device in GaAs is the Metal Semiconductor
FET (MESFET), which has a metallic Schottky barrier on the surface to
form the gate electrode. Conventional photolithographic techniques allow
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the fabrication of 1 pm gate lengths and with the advent of electron 
beam lithography, submicron dimensions are readily attainable, giving 
microwave operation in excess of 30
The use of dielectrics, to form other FET structures, i.e. IGFETs and
MOSFETs is not well developed in GaAs. The native oxide has inferior
properties to SiOg and high surface state densities associated with
the deposition of dielectric films pose limitations to their applications
at microwave frequencies. For logic circuits, the FET is used as a
switch. For Si, high speed, together with low power consumption is
achieved by the use of normally off MOS transistors to give enhancement 
(2)mode operation . The lack of a suitable oxide limits this mode of operation 
in GaAs and necessitates the use of Schottky barrier depletion mode 
MESFETs for logic switching. These devices are conducting and thus 
consume power until a negative voltage is applied to the gate, switching 
them off. The corresponding rise in drain voltage is then too high 
to switch the next device and a means of changing the voltage level
is required. The power consumed by this and the extra circuitry required
diminish some of the advantages of GaAs over Si. This has been overcome 
to a certain extent by improved circuit design and the development of
(3)enhancement type J-FETs at microwave frequencies . At present, GaAs 
remains the best alternative to Si in the high frequency region and 
is likely to remain so for a number of years. British Telecom has a 
requirement for logic circuitry operating at 1.2 Gbits which cannot 
be achieved at present by single chip Si due to the excessive power
consumption. GaAs is the alternative to this because of the reduced
power consumption together with device geometries compatible with established 
fabrication technology. Other compound semiconductors with even 
greater advantages than GaAs may well prove to be the long term
2
successors to Si. InP for example, has the possibility of a more
stable oxide^^) and offers the prospect of integration of optical components
used in fibre optic communication systems.
A big advantage in GaAs is the ability to grow epitaxial device 
layers onto a semi-insulating (SI) substrate. The SI GaAs is grown 
in bulk quantities by the addition of the deep acceptor chromium and 
resistivities in excess of 10^ Q-cm are achieved. Monolithic integration 
of circuits on SI substrates provide device isolation with low parasitic 
capacitance, low loss interconnection and high packing densities.
Early devices were fabricated on epitaxial layers grown directly onto 
the SI substrate. Changes in the substrate resistivity during the 
epitaxial growth were found to have a direct influence on the device 
performance^• These problems were largely bypassed by the inclusion 
of a high resistivity epitaxial layer which acted as a buffer between 
the substrate and the device layer. Since that time, much has. been 
done to understand the influence of the material and buffer layer on 
device performance. Devices with 1.9 dB noise figure with 9.9 dB of 
associated gain at 8 GHz have been fabricated with 0.7 |Jm gate lengths 
using epitaxial buffered layers^
The advent of GaAs integrated circuits has revealed limitations in epitaxial 
material. Non-uniformity of the layer thickness and the need to mesa 
etch to obtain device isolation have posed limitations on the scale 
of integration and have stimulated interest in ion implantation as an 
alternative technology to fabricate device structures. Ion implantation 
offers the possibility of controlled, reproducible device layers but 
a disadvantage lies in the fact that lattice damage is caused during
the implant process. The implanted layers have to be annealed to 
activate the ions and remove the damage. In GaAs, temperatures in 
excess of 800°C are required and thus encapsulation of the surface 
to prevent dissociation is required. Recent advances in encapsulation 
technology^have made ion implantation a practical technique for the 
fabrication of device structures. In particular, implantation directly 
into the SI substrate material provides the possibility of truly 
monolithic circuits with high packing densities and because of the bulk 
growth process of the material, at a much lower cost than epitaxial material. 
Scanning of the ion beam during implantation also provides layer uniformity 
unattainable by epitaxial growth techniques giving the prospect of extremely 
high circuit yields.
However, the interest in direct implantation has seen the re-emergence 
of the problems associated with the substrates which were covered over 
by buffer layer growth. With direct implantation, these problems become 
an inherent part of the device structure and as such, require much closer 
investigation. Early workers observed that the substrates formed 
conducting layers on the surface after heat treatment both with and 
without encapsulation. The emphasis in subsequent years has been to 
produce ion implanted FETs and logic circuits but has also led to the 
selection of substrates based on a thermal stability basis without a 
good understanding of the relationship between the material parameters 
and device performance. With the advent of electron beam lithography, 
sub-micron device structures have become a reality giving even lower 
noise performance and the use of GaAs in high speed logic has put even 
greater pressures on ion implanted material with the requirement for • 
higher performance and higher degrees of integration.
Early studies of material behaviour have tended to concentrate on the
characteristics of heat treated surfaces and have not been device related.
Further, there has been little agreement of which mechanism is involved,
resulting from a lack of knowledge of the impurities in the material
and the influence of native defects. In this work a study of the properties
of the commercially available, as grown, SI GaAs has been undertaken. Analytica
techniques have been used which give information on the chemical composition
of the material and the energy levels associated with impurities and
defects. These have been compared to the electrical characteristics
of the material to see whether a correlation exists. The tests used
for the qualification of SI GaAs will determine good or bad material
but give little insight into the behaviour of the material. In this
work, the analytical techniques have been assessed for their use in
ingot selection. The ultimate aim of materials growth and assessment
is for the fabrication of high performance devices. By studying the
device characteristics, a better understanding of the influence of variations
within good and bad material can be achieved and makes correlation between
material and device parameters possible.
It has been shown that the technology chosen for FET fabrication can 
adversely affect the device performance and thus a well characterised 
process is essential. In this work, a fabrication technology has been 
developed and characterised so that effects from the ion implanted material 
may be properly studied and that subsequent device modelling may be done.
Ion implanted layers assume a non uniform carrier concentration profile
which is characterised by the energy and dose of the implants.
This will cause a non uniform current distribution in the layer. The
influence of this on device fabrication has been considered together with
the variations of the implant conditions on the device characteristics.
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A simple model has been developed to calculate dc device characteristics 
for ion implanted layers with and without recessed gate structures.
1.2 Scope of the work
SI GaAs is grown in ingot form by a variety of techniques. These technologies
( 9)
have been fully reviewed by Hurle . Three types of material were studied 
in this work: liquid encapsulated Czochralski (LEG), horizontal Bridgeman
(HB) and a patented 3 Zone Horizontal Bridgeman process. The latter 
material was graded by the supplier according to its thermal stability.
The basic principles of FET operation are then presented together with 
an analysis of the high frequency gain and noise behaviour. The 
emphasis has been placed on a physical understanding of the mechanisms 
involved rather than a detailed mathematical treatment. Previous work 
on GaAs MESFET development is reviewed together with a study of the 
characterisation of materials by electrical and luminescent techniques.
In particular, the correlation between material and device parameters 
are discussed.
The techniques used to characterise the material are described in detail 
in section 3. The MESFET was chosen as the most suitable device to 
evaluate ion implanted structures for GaAs logic circuit development.
The techniques used in the fabrication technology are also described 
in section 3. Particular attention is paid to the theoretical requirements 
for low noise operation of the devices. The equipment employed to measure 
the dc and microwave performance of the implanted layers is described 
and the limitations of the measurements are discussed.
The experimental observations of this work are presented in Section 4.
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Elementary device modelling is used to calculate the variations in 
device parameters which are involved when fabricating recessed gate 
structures in ion implanted FETs and their predictions are compared 
with measurements made on devices.
The influence of the properties of the material on device fabrication 
and performance is discussed in detail and the results compared with 
those of other workers. During the course of this study, much work 
has been done on the assessment of SI GaAs, particularly in other countries. 
Their findings are compared and contrasted to the present work where 
possible. The experimental data of the cathodoluminescence measurements 
are discussed in detail and the use of the technique for ingot selection 
considered. An advantage of ion implantation is the possibility of 
localised implants, eliminating the need to wet etch to provide the 
low pinch off voltage required in logic circuit applications. The use 
of a device model to predict the necessary implant conditions is considered 
together with the limitations of the model.
In conclusion, the findings of this study are presented together with 
an outline of future work necessary to gain further insight into the 
behaviour of SI GaAs.
SECTION 2 PREVIOUS WORK 
INTRODUCTION
In this section the results of other workers are reviewed. It comprises 
firstly a review of material assessment using similar techniques to 
those chosen for this study, together with an outline of the basic principles 
of the use of luminescence for characterisation of material. Secondly, 
the principles of MESFET operation are outlined followed by a review 
of the influence of material and device technology on MESFET performance.
2.1 Growth of GaAs for use in device fabrication
The GaAs used in MESFET fabrication consists of a thin n-type layer
on a semi-insulating substrate. Prior to the use of ion implantation directly
into the substrate, the most common method for fabrication of this layer
was by vapour phase epitaxy (VPE) by which Ga, As and the dopant atoms
were transported as a vapour into a furnace containing wafers of SI
GaAs, which were maintained at temperatures in excess of 650°C. The
resulting film was of the same crystal structure as the substrate but
of high purity and low defect density. A high resistivity "buffer"
layer is often included between this and the substrate to improve the
interface properties of the material. This layer is grown in the same
way but without the dopant vapour. Carrier concentrations of the order
laye:
(10)
14 -3of 10 atoms cm are typical for such ers. This technique has been
further described by Faktor and Garrett
The SI GaAs is grown as a single crystal in ingot form, which is subsequently 
sawn into large numbers of individual, regular shaped wafers. The basis 
of the technique lies in the controlled solidification of a melt in 
such a manner as to promote the extension of a single nucleus without
the introduction of new nuclei and with the minimum of chemical and 
structural disorder in the crystal. The most popular technique for 
this method of growth is normal freezing. For SI GaAs, two freezing 
techniques have been the most popular.
2.1.1 Crystal pulling
The most important crystal pulling technique was due originally to 
Czochralski. The charge material is contained in a crucible which can 
be heated to above the melting point of the charge. A pull rod with 
a chuck containing a seed crystal at its lower end is positioned above 
the crucible. The seed crystal is dipped into the melt and slowly rotated 
As it is withdrawn, the new crystal is grown from the melt onto the 
seed. For volatile materials such as GaAs, this treatment has presented 
a problem in that the arsenic would distil off and condense on the cold 
walls of the enclosure. This was overcome initially by heating the 
whole enclosure to above the sublimation point of arsenic and maintaining 
an arsenic pressure over the melt. This has been largely superceded 
by the liquid encapsulation technique, known as liquid encapsulated 
Czochralski (LEG). A layer of boric oxide is used to cover the melt 
and the enclosure raised to a pressure greater than the dissociation 
pressure.
2.1.2 Horizontal gradient freeze
This technique was due originally to Bridgeman and is known as the
Horizontal Bridgeman (HB) technique. The charge is contained in a
boat which is placed within a horizontal furnace tube and is filled
with gas or evacuated. A muffle furnace is placed around the tube
and serves to melt the charge. Directional solidification is obtained
by slowly withdrawing the boat from within the furnace. These techniques
(9)
have been treated in further detail by Hurle
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2.2 Characterisation of GaAs
Much work has been done to characterise the conditions of growth for
GaAs and to investigate the influence of heat treatment on the properties
of the material. A powerful technique for such work is luminescence
which gives an insight into the chemical and electronic properties of
the material. This technique has been used in this work and thus the
basic principles are outlined. For more detailed discussion, the reader
(11)is referred to the work of Williams and Bebb •
2.2.1 Basic principles of luminescence
The principle underlying the technique of evaluation by luminescence 
is that electrons may. be. excited across the band gap either by bombardment 
with energetic electrons (cathodo-excitation) or by illuminating with 
photons of hv which is greater than the bandgap energy (photoexcitation). 
Eventually, any excited electron recombines across the band gap and 
for a material with a high radiative recombination probability, emits 
a photon of energy hv equal to the bandgap.
If localised defect levels are present in the energy gap, then recombination
may proceed via these levels. The energy of the emitted photon will
then be less than the band gap energy. In general, every impurity introduced
into the material will produce different localized energy states within
the gap. When the spectrum of the emitted luminescence is analysed,
it is often possible to assign specific impurities or defects to the
emission peak detected.
The luminescence peaks will not be sharp line spectra. They will be 
broadened into bands in a way determined by the coupling of the specific
10
impurity to the atomic lattice. The intensity of the emission depends 
on a number of factors:
a. the intensity of the exciting electron or photon beam;
b. the number of defects present in the material;
c. the temperature of the sample. (In general non-radiative
recombination which competes with the radiative processes becomes 
less efficient at lower temperatures).
2.2.2 Donor and acceptor levels
There are distinct differences in the spectral position of the 
luminescence peak and its half width, dependent upon whether the 
dopant is a donor or acceptor. The donor level is shallower than 
the acceptor and obeys the simple hydrogenic model where
ionization
o r
The difference in effective mass of an electron near the bottom
of the conduction band (0.07 m^) and a hole near the top of the
valence band (0.5 m ) means that the ionization energy for acceptors
o
is much greater than for donors. The larger half width of the 
p type material emission results from the hole being more tightly 
bound to the acceptor impurity than an electron to a donor. Hence, 
the hole will experience more interaction with the lattice and 
statistically the acceptor level is broadened much more than the donor 
level.
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2.2.3 Phonon-electron interactions
An impurity element within the bandgap may be characterised by the 
phonon-electron interaction which results from the excitation process.
This can be explained in terms of a configuration diagram. (Fig 1). In 
this diagram the energy E of the ground and first excited state of 
the atom is shown as a function of the dispacement Ax of the atom.
At equilibrium, the ground state is at a minimum potential. The excited 
state may have a minimum potential for a slightly different position 
of the atom. Hence when an electron is excited from the ground state 
at (a) fig (1) to the state (b) the whole system relaxes to condition 
(c). This means there’s a displacementzlX of the atom. The excited 
electron loses some energy in the process and the energy thus lost is 
dissipated in the form of an atomic displacement, that is, as a phonon.
When the electron returns to the ground state at (d), a new atomic
displacement is necessary for the system to relax to its lowest
energy at (a). This displacement (a) - (d) also takes the form of
a phonon emission. Any of the six phonons may particpate in this
process. The LO - longitudinal optical - phonon is favoured because
it is the phonon which produces the strongest polarization field,
that is the strongest change in potential per unit displacement. The
energy emitted in the transition (c) to (d) is lower than that of
(a) to (b). The difference between these two energies is called
the*Franck-Condon shift. As the binding energy of the electron or
hole bound to a single substitutional impurity increases, the
electron-phonon interaction gets stronger. This has been illustrated
(12)by Williams at a measurement temperature of 20K as shown in fig 2. For
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the shallow, simple hydrogenic centres Cd or Zn, the phonon coupling 
is weak and only one LO phonon replica is observed. For deeper 
centres such as Mn and Cu, the coupling is much stronger and several 
LO phonon replicas are observed. For GaAs, this has been calculated 
to be 36 meV.
2.3.1 Characterisation of heat treated substrates
It has been observed that SI GaAs forms conducting layers on its surface 
during epitaxial growth and post implant annealing. Zucca^^^ has studied 
these effects in Cr doped GaAs as grown by the Horizontal Bridgeman 
method. The conditions for LPE growth were simulated by annealing in 
the same reactor for 90 mins at temperatures between 700 and 775°C in 
flowing hydrogen gas. Sheet resistance measurements showed a rapid 
decrease in resistivity for temperatures above 750°C. The asymmetry 
of the I-V characteristics suggested that the surface layers were p-type. 
Measurement of the temperature dependence of the p type layer yielded 
the depth of the acceptor centre as = 0.098 eV.
Zucca has further analysed the conducting layers with photoluminescence 
at 77K using a He-Ne laser. Fig (3) shows the spectrum of a sample 
annealed at 775°C together with that of the unannealed sample from the 
same wafer. The near bandgap recombination was greatly enhanced after 
annealing, with the addition of a broad peak at 1.39 eV. The two peaks 
at 77K were resolved into more separate peaks at 25K, these being due 
to the free exciton recombination at 1.514 eV and the large peak at 
1.491 eV due to conduction band to acceptor recombination. The broad band 
at 1.39 eV has split into several structures identified as a main peak 
at 1.407 eV and a set of phonon replicas at the lower energies as shown 
in fig (4).
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This peak was deduced to be the acceptor manganese. Profiling of the • 
layer showed the disappearance of the 1.39 eV peak after 0.3 pm 
had been removed. The resistivity also increased to its bulk value 
after etching. The value of the diffusion coefficient determined from
this data was 2.1 x 10 cm^ s  ^at 775°C and is close to the value
-13 2 -1
for Mn in GaAs of 7 x 10 cm s
(13)Experiments by Lum and Wieder have suggested that this peak could be 
due to the presence of carbon in the material which complexed with 
arsenic vacancies during heat treatment. Carbon is amphoteric and 
calculations by Lum and Weider have shown that the surface layer may 
be of n or p type according to the temperature, vacancy concentration 
and lattice position of the carbon impurity.
2.3.2 Characterisation of encapsulated GaAs
Zucca^^^ has observed n type layers on SI GaAs after annealing at 850°C 
for 30 mins with Si^N^ as an encapsulant. The photoluminescence spectra, 
measured at 25K showed similar peaks to the uncapped samples but also 
an additional band at 1.316 eV. This has been attributed to copper 
but Zucca has argued that this cannot be the main impurity responsible 
since copper is an acceptor.
Experiments at 9OK showed this band to be present in uncapped material 
but much reduced in encapsulated GaAs. Other w o r k e r s ^ (^5) have determined 
this to be due to a complex involving Si and generated during the
annealing of Si doped GaAs, the band at 1.33 eV being a phonon replica.
The effect was also shown to be related to surfaces which had been in 
contact with a quartz boat.
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In contrast, Guislain^^^^ has shown that radiative transitions of such 
energy occur in bulk, melt grown GaAs:Cu. In a study of the stoichiometry 
of n type GaAs (Si and Te doped), grown by Czochralski (LEG) 
and horizontal Bridgeman techniques, marked differences have been observed. 
For the horizontal Bridgeman method. As vacancies were found to be 
the dominant native defect whilst for LEG, Ga vacancies dominated.
These defects could be related to the conditions of growth. In the
HB samples, luminescent bands were observed between 1.35 eV and 0.83
eV. In particular, the peaks near 1.35 eV were attributed to Gu complexing
with both impurities and native defects. For the LEG material, only
the 0.83 eV peak was well defined, the others being either faint or
not observed. The Gu was attributed to improper cleaning of the quartzware
prior to growth.
(17)
Norris further showed that a band is detected at 1.36 eV in melt 
grown GaAs:Gu, using cathodoluminescence at 80K. Measurements 
of the peak intensity between 8OK and 30OK have shown the emission 
to be quenched strongly at 8OK and to merge into a broad band above 
130K. The peak also shifted downwards in energy at the same rate as 
the band edge peak with increasing temperature. Frequency response 
and injection level measurements lead Norris to the conclusion that 
the 1.36 eV emission was due to a transition between a Gu and defect 
complex and the conduction band.
2.3.3 Gharacterisation of deep levels in GaAs
Near band edge luminescence has been widely studied in GaAs and
observed bands have been correlated in some detail with impurities.
In contrast, much less in known concerning deep level impurities 
such as Gr and 0 which have a significant influence on the electrical 
properties of the material.
17
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The work of Peka has shown the existence of luminescent bands at 0.8 
and 0.6 eV in GaAs which has been doped with Cr, Te and Sn. The intensity 
of the 0.8 eV band was observed to depend very strongly on the Cr 
concentration and the energy of the emission was influenced by the presence 
of Te and Sn. The band at 0.6 eV was thought to be due to another charge 
state of.the Cr centre.
Measurements at 6K on GaAs:Cr have revealed further information on these
(19)
two peaks. Koschel has observed sharp structure on peaks 
at 0.8 and 0.56 eV. A comparison of the phonon emission shape with
that of the calculated emission lineshape suggested that the two bands
3+ 2+
were due to Cr and Cr respectively.
More recently. Won Yu^^^^ has observed an emission at 0.6 eV due to the
presence of oxygen. This peak shows a shift from 0.6-0.68 eV when the
temperature is raised from 4.2K to 4OK and probably overlaps the 
2+
0.56 eV Cr band observed by Koschel.
2.3.4 Characterisation by other techniques
In an attempt to obtain a greater understanding of the role of impurities
(21)in the thermal conversion, Kim et al have used spark source mass spectroscope 
(SSMS) to obtain values for the concentration of major impurities in 
bulk semi-insulating GaAs. The distribution of these impurities after 
heat treatment was subsequently analysed by secondary ion mass spectroscopy 
(SIMS) and compared to the bulk values. The results indicated that 
the samples with high bulk impurity concentrations, especially silicon, 
exhibited the largest change in surface resistance after heat treatment.
Table 1 shows, for various wafers, the ratios of the mass peaks of
18
IQTS E  — -— —  UNIMPLANTLD AND UNANNEALED SUBSTRATE 
UNIMPLANTED AND ANNEALED SUBSTRATE 
IMPLANTED AND ANNEALED SUBSTRATE .
SEMI-INSULATING SUBSTRATE 
I
1 1.8
DISTANCE FROM SURFACE,/im '
(2 2 )
Fig 5 Cr profiles in SI GaAs before and after annealing (after Huber )
Surface accumulation 
Si
Sample
Cr
Mp (HT) 
Mp (S)
Mp (HT) 
Mp (S)
Mp (HT) 
Mp (S)
20.0
Table 1 SIMS data for annealed and unannealed 
GaAs (after Kim^^
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Sampl e Rs (n/D) Si S Mg Cr Mn Fe B
R4F 2.0el0 6.3el4 1.4el5 3.6el5 l.lel6 l.SelS 1.9el5 1.2el5
R4T l.SelO 1.2el5 3.9el5 2.8el5 4.8el6 2.4el5 l.lelS 3.8el4
3787F 1.6e9_ 6.3el5 4.2el5 4.0el4 5.8el5 5.4el4 3.6el5 <10l4
3787T 2.5e9 1.3el5 2.6el5 3.2el4 1.3el6 4.3el4 3.8el5 <10l4
4033F 1.0e9 1.2el6 1.2el5‘ 3.9el4 4.2el5 3.5el4 2.5el5 <10l4
4033T 1.4e9 4.9el5 4.2el5 7.2el4 2.0el6 4.2el4 3.0el5 <10l4
GI-9HF 3.2e9 2.0el6 2.5el5 4.5el4 17.el6 5.9el4 3.7el5 <10l4
GI-9HT 2.2e9 4.6el5 3.4el5 4.6el4 8.7el5 4.2el4 2.9el5 <10l4
G102-011GF 1.0e4 1.6el6 1.6el5 1.7el4 5.6el5 2.2eI4 3.2el5 <10l4
G102-011GT 2.5e9 ' 8.9el5 4.2el5 6.8el4 2.3elG 8.1el4 2.2el5 <10l4
SECONDARY 
ION MASS 
DETECTION LIMITS
(5el4) (lel4) (lel4) (lel4) {5el4) (lel5) (lel4)
(23)
Table 2 SIMS data for various GaAs ingots (after Fairman )
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Cr, 0, Si at the surface for both untreated (standard) and heat treated
(HT) samples. The sample with the greatest Si peak showed the greatest
8
resistivity change, ie 2 x 10 to 9000. From these figures, Kim concluded 
that a balanced low concentration of Cr, Si and 0 impurities yield the 
highest surface resistance during annealing.
(22)Huber et al have investigated the redistribution of impurities after
annealing with an Si^N^ encapsulant using SIMS. Cr was found to diffuse
rapidly to the surface and accumulate at the interface as shown in fig
5 leaving a zone depleted of Cr up to 1 pm below the surface. This
would result in bulk impurities forming a conducting layer after annealing
Profiling of the layer showed an n type layer of 2 x 10^^ cm This
16 -3correlated with a Si concentration of 2.3 x 10 cm as detected in the 
bulk material by spark source mass spectroscopy (SSMS).
Further evidence for the role of impurities in the thermal conversion
mechanism of semi insulating GaAs has recently been presented by Fairman
(23)and Oliver . SI GaAs, grown by LEG and Horizontal Bridgeman, both Cr 
doped and undoped, have been analysed by SIMS. Impurity effects resulting 
from changes in resistivity have been correlated with impurity redistribution 
after annealing at 850°C with a Si^N^ encapsulant. Fairman has confirmed 
the rapid outdiffusion of Cr by SIMS and shown that the impurity concentrations 
result in the conducting layers below the surface. In particular, high 
Si concentrations together with low Cr concentrations exhibit the largest 
resistivity changes. The SIMS data for various GaAs ingots is shown 
in table 2. It can be seen that the Si concentrations in the boat grown 
material is high compared to the LEG method. Other impurities 
such as S and Mn were shown to be due to contamination of the source
21
material and crucible. Fairman further showed that SI GaAs without 
intentional Cr compensation can be grown by the LEC method. This was 
attributed directly to the high purity synthesis technique employed 
in the growth.
Implantation into these substrates have shown mobilities of 4500 to
4800 cm^ V  ^s  ^with peak doping levels of 1.5 x 10^^ cm  ^for 300 kev
+ 1 2 - 2  
Se ions with a dose of 3 x 10 cm showing their suitability for ion
implanted device fabrication.
2.4 Characterisation of GaAs MESFETs
GaAs has majority carrier transport properties which are superior to 
those of Si, and GaAs FETs have demonstrated higher gain and low noise 
performance at microwave frequencies. The device performance is, however, 
strongly affected by the quality of the basic material. In this section, 
the basic principles governing MESFET operation are outlined and the 
parameters used to characterise operation at dc and microwave frequencies 
are defined. The Important differences between Si and GaAs devices 
are outlined and the effects which occur in FETs with short gate lengths 
are discussed. The principles of noise behaviour and the influence 
of the device fabrication on the noise is also discussed. Finally, 
the variations in device performance arising from variations in material 
quality are discussed.
2.4.1 DC operation of the MESFET
The basic principle of the field effect transistor (FET) was first described
22
by S h o c k l e y ^ T h e  device is based on majority carrier flow and 
consists of a slab of n type semiconductor with ohmic contacts - source 
and drain - on either end and two p-type junctions-gates - on opposite 
sides as shown in fig 6. When a positive potential is applied between 
the contacts, electrons flow from source to drain. If, in addition, 
a negative bias voltage is applied to the gate with respect to the 
source, this transverse field depletes extra carriers in the vicinity 
of the junction forming a space charge region. This results in a reduction 
in cross section of the current path. Since the extent of the depletion 
region is controlled by the applied gate voltage, the drain current 
is modulated by the bias voltage. Negligible power is consumed because 
of the reverse bias of the gate junctions; thus the device is capable 
of power gain.
The dependence of the electron velocity in semiconductors on the electric
(25)
field, ie the mobility, has been described by SZE . For low fields, 
this mobility is constant whilst for higher fields it becomes field dependent, 
This dependence is significant in the analysis of FET operation.
In the region of constant mobility, the rate of change of electrostatic 
potential along the channel is assumed to be . The voltage drop
(dV) across an elemental section of channel is given by
dV = I.. dR =DS qM^ - 2W(y))
where d = layer thickness
W (y) = width of depletion region at point (y)
Z = gate width 
as shown in fig 6.
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The current flowing between the drain and source in this region is also 
defined by
^DS = "d
In this region, the transverse electric field can be considered as being 
one dimensional ie
d^v d^V S (%,y)
—  * — « ! — =  —  -   3
dx dy s
Integration of eqn 3 gives the depletion width at distance y from the
(25)
source as derived by SZE •
Substitution of eqn 4 in 1 and integration between source and drain 
gives the fundamental equation of FETs in the constant mobility region
2 r  L  . , „ ]3/2 „ ,3/2
■ES o 1 DS 3 ^  H ,2
• D
Z qjin Nd ^
where G = ------;---  and is the
O L
conductance of the channel length L.
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As the gate bias is increased, the conductance decreases until the channel 
is fully depleted under the gate. This condition corresponds to pinch 
off. The pinch off voltage V is defined by
Vp - 8 g + •••••• 6
The current voltage characteristics for various gate biases are plotted 
in fig 7.
The voltage along the channel increases from zero at the source to
at the drain. The metal-semiconductor junction becomes increasingly
reverse biased and is at its widest near the drain. The decrease in
conductive cross section is compensated by an increase in electric field
and electron velocity to maintain the constant current at the terminals.
For increased the electrons reach their maximum limiting velocity
DS
V under the drain end of the gate and for voltages beyond this, the 
sat
point at which v occurs moves towards the source and the cross section 
sat
beyond this point widens as shown in fig 8. Since the electron velocity 
is saturated, this change must be compensated by a change in carrier 
concentration to maintain a constant current and an electron accumulation 
layer forms. As the channel again widens this space charge changes 
to a positive space charge. This results in a positive slope of the
curve and a finite drain-source resistance beyond current saturation.
Various analytical solutions of the current voltage characteristics
/  26)
with field dependent electron velocity have been developed . These 
make allowances for the space charge in the channel and enabled calculation 
for small signal behaviour under these conditions.
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Fig 6 Schematic cross section o f  MESFET
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Fig 7 I-V characteristics of MESFET
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Fig 8 Schematic cross section for saturated electron velocity
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2.4.2 Analysis for GaAs
In GaAs, the analysis in the high field region is considerably more 
complicated than in silicon. The equilibrium electron velocity reaches 
a peak value for a field of 3 kV/cm then decreases and levels off at 
a saturated velocity that is approximately equal to that of silicon.
(27)Himsworth has shown that for gate lengths shorter than 3 pm, a non
equilibrium situation has to be considered, as shown in fig 9.
The narrowest channel cross section of .the device is located under the 
drain end of the gate. The drift velocity rises to a peak and falls 
to its minimum under the gate edge. To preserve current continuity 
at the device terminals, heavy electron accumulation forms in this region 
because the channel is narrowing and the electrons are moving more slowly. 
Exactly the opposite happens at the next velocity maximum. This occurs 
as the channel is again widening.
The electrons move faster and cause a strong depletion layer. The result 
of these fast and slow moving carriers is bunching of the electrons 
as they move through the device.
( 28)
In FETs with very short gate lengths, Ruch has shown that the electrons 
do not reach equilibrium transport conditions in the-high field region 
of the channel. Monte-carlo methods have been used to simulate electrons 
injected into the source in a constant field region and their drift 
velocity monitored as shown in fig 10. For fields below E^, the electrons 
remain in equilibrium conditions. In the high field region where E>E^, 
the electrons become accelerated to a high velocity before relaxing 
to equilibrium again. This was explained by the fact that for E <E^ the
27
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Fig 10 Electron velocity for very short gate lengths (after Ruch )
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electrons remain in the lower valley with high mobility and for
E » E  , all electrons are transferred to a satellite high valley with 
P '
low mobility.
Ruch has shown that for sudden changes of the field from below to above 
Ep, a time of one ps elapses before the electrons pass from the lower 
to the upper valley. During this time, the electrons remain in the 
high mobility state in which they attain a high velocity in the high 
field.
This velocity overshoot is in excess of the peak equilibrium velocity.
The electrons travel 0.6jjm before relaxing again as shown in fig 10.
(29)Hockney and Warriner , have shown that this overshoot shortens the 
transit time through the high field region and shifts the accumulation 
layer into the gap between the gate and drain.
2.4.3 Extension of the theory to ion implanted devices 
The dc conditions so far defined have been calculated for uniformly 
doped channels ie N (x) is invariant with channel thickness. For 
ion implanted GaAs devices, this channel assumes a Gaussian carrier 
concentration distribution as given by
N ( x )  = In'planted Dose , |
J z ir \2C&Rp)
where Rp and A Rp define the range and standard deviation of the 
distribution.
X = distance into layer
= background carrier concentration.
A significant difference in the effect of this carrier concentration
distribution will be the effect of the depleted layer under the gate.
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For uniformly doped layers, the depletion layer width is calculated 
from eqn 4.
Due to the lower concentration at the surface, this depletion will 
be greater at the surface than in the channel for ion implanted 
layers. T a y l o r ^ h a s  performed a rigorous calculation of this relationship 
for ion implanted MESFETs.
The solution was considered in two parts:
a. the surface to channel potential minimum, and
b. from the channel potential minimum to the bulk material.
The channel current below saturation is calculated by integration of 
the total implanted dose, Q to give
_ 2 V 
DS- 3 1
where
A comparison between eqn 8 and that derived for devices with 
constant show that both expressions have the same basic form with 
the same dependence upon drain and gate voltage. For current saturation, 
the current becomes a function of gate voltage alone as given by
30
igAi = 4 y  l'a 1)^ ")
(«<+ 1)^V„ - V \3/2
+ 2 ]
(31)
Shur and Eastman have considered the effects on a GaAs MESFET 
with a non uniform carrier concentration profile. A model has 
been derived which calculates the characteristics in the region of 
constant mobility, as shown in fig 11. Two modes of operation of 
the MESFET were considered:
a. the drain-source current saturation due to velocity saturation, and
b. the drain source current due to "necking" of the depletion
region prior to velocity saturation.
The parasitic resistances were also accounted for, giving a modified 
gate voltage. Shur and Eastman have compared their model to a flat 
profile approximation and to measurements of a real device as shown 
in fig 11. It can be seen that the computer model and flat profile 
approximation give good agreement with experimental devices.
2.4.4 Small signal analysis of the MESFET
The MESFET can be analysed by considering its dc properties in terms 
of an equivalent circuit. Fig (12) shows the circuit parameters and 
the approximate region of the FET responsible for each element. This 
model considers only the active portion of the device, ie that part of 
the channel that is modulated by the gate.
The gain mechanism is embodied in the transconductance, gm. The output 
or drain resistance is represented by r^. The depletion layer capacitance
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under the gate is and its charging resistance by R^. The parasitic 
capacitances and represent the fringing capacitances between 
the drain and source electrodes. represents the conductance of the 
partially depleted channel.
Shur ' has derived the following expressions for the circuit elements 
in terms of geometric and material parameters and the operating bias 
conditions.
a. Under normal conditions, the device is operated in the velocity 
saturated mode, thus the transconductance is defined by
V
T7I
_ l V o f r  
Zf^Bi - "g^
1/2
10
where Vg Is the saturated drift velocity and G^ is the drain conductance 
as defined by eqn 5.
b. The gate-source capacitance is defined by the rate of change 
of free charge on the gate electrode with respect to the gate bias 
voltage.
1
- ’gs
1
where
A = 
o
2 €  - V  ) 1/2 1/2
0 Bi GS^ — A Bi GS
qNp
— A V
_ P ^
11
c. The source-gate capacitance can be considered as a parasitic
element since it does not contribute to the gain mechanism but
as a fringing capacitance between electrodes. By considering this
capacitance as that of two parallel plate condensers, Shur has
estimated a value of of approximately 0.06 pf for a 500^m wide
gate and, as such, is not considered in small signal analysis.
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For a real device, the small signal analysis must include the parasitic 
resistances associated with the ohmic contacts and the bulk resistances 
between the edges of the gate electrode and the source and drain 
contacts. Thus the equivalent circuit must be modified to account 
for this.
2.4.5 Operation at high frequency
The high frequency performance of the FET can be determined most conveniently 
by treating it as a linear two port network. Commonly used network 
functions such as power gain, input and output impedances and insertion 
gain can all the expressed in terms of four parameters which relate 
input and output voltages. For the FET, operated in the common source 
mode, y parameters form the basis of the calculation.
2 2 1
With the assumption that m C , Rd <  —go. rds
and + (1/Rg) > > ^
the y parameters are defined as
^11 = s,
12 g + G 1 + (w/w ) 
c S 1
-
221 = Sm' 2 ■
^22 ®ds
1 -
1 + (w/w^)
Gs/(G^ + g^) + (w/W]/
1 + (üj/o)^ )
12
+ jw
^ds^m
where
Sc' = Sc°s/(Sc +
= “o^Gs + S^)/(G^ + Sc)- 
14
At high frequencies, the device may be potentially unstable at certain 
frequencies due to capacitative feedback in the network. A stability 
factor, to calculate the potential instability, is defined as
Ifizl l?2ll .....
For k = 1, the device is potentially unstable and thus a maximum stable 
gain MSG is defined by
MSG = 1 ^ 1  (k <  1) .....  14
MSG is defined as the maximum power gain achievable when lossy padding
admittances are added to the network so as to make the overall stability
factor equal to unity.
For real device applications, the source and drain impedances are matched 
to the network and for minimum power loss and thus maximum available 
gain is specified. This gain can be calculated provided that the device
is potentially stable at that frequency, ie k = 1.
The maximum available gain is defined by
1MAG ?21
h 2 k  ±  ~Jk  - 1
The measurement of y parameters to predict high frequency performance 
requires the input and output impedances of the device to be open 
and short circuited. This is difficult at Rf due to lead inductance 
and capacitance. At higher frequencies, these measurements require 
tuner stubs, separately adjusted at each measurement frequency to 
reflecting or open circuit conditions. This may cause oscillations 
and render the measurements invalid.
15
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To avoid this, scattering (S) parameter measurements are taken. Their 
virtue lies in the fact that the devices are embedded between a 50ft 
load and source and thus reduce the possibility of oscillations. A 
further advantage is that power levels are measured rather than terminal 
voltages and thus do not vary in magnitude along a lossless line. Thus 
S parameters can be measured at some distance from the measurement source, 
provided that they are connected by low loss transmission lines.
S parameters are related to power gain and mismatch loss as shown in 
table 3.
2.4.6 Analysis of noise in FETs
Noise in GaAs FETs is produced both by intrinsic and extrinsic sources 
associated with parasitic resistances. The intrinsic noise arises from 
thermal or Johnson noise produced in the ohmic section of the channel, 
ie the constant mobility region and from diffusion noise of carriers 
in the velocity saturated region of the channel.
The noise properties of the FET can be represented by a noiseless equivalent 
circuit with noise current generators connected across the input and 
output ports. The analysis is complex and has been fully described
(33')
by Pucel • A synopsis of this analysis is presented in Appendix 1.
A comparison between theoretical and experimental noise figures as a
function of drain current is shown in fig 13 for a 2 pm gate length
FET. The increase in NF . with drain current is caused by the diffusionmin
noise in the velocity saturated region. The noise figure rise for small 
drain current is caused by the rapid decrease of g^ and consequently 
f^. Fig 13 also shows, for comparison, the noise figure of the intrinsic 
MESFET.
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h i  ° . - 1^1.) + ?22) + 712^21
(1 - y^i) (1 + 722) -yiz^ai
(1 +  7 i i )  (1 + 722) -  y 12^ 21
$22 = -. . , . -^721.............
(1 + 7ii) (1 + 722) “ ^12^21
h 2  = + 7ll) (1 - Z 22) + ?12?21
(1 + y^j) (1 + 722) ~ 7i2^2I
Table 3a Relationship between a and y parameters
I |2 P reflected from input 
'11' P incident on input
1 |2 _ P reflected from output
i 22 ” P incident on output
g 12 Power delivered to load ^ o
21 Power available from source Zo
2[S^ ^l “ reverse transducer gain with Zo load
and source
Table 3b Relation of s parameters to power gain and mismatch
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Hewitt et have determined an empirical relationship which enables
the calculation of the minimum noise figure in terms of geometric and 
material parameters. At high frequencies, the skin effect of the gate 
metal is an important factor and is included in the equation.
F = 1 + kf [Ÿ]
g ' g
1.1L_ I.IL. 1/2
16
a. 2.1 . Z: 2 3 1
A fuller derivation of eqn 16 and terminology are given in appendix
1. The optimal noise figure as a function of gate length and frequency 
is shown in fig 14 together with noise figures reported from various 
laboratories.
For a given device structure, the geometric parameters are determined 
by the photolithographic masks and are essentially invariant between 
wafers. The contact resistance and gate metal thicknesses are determined 
by the fabrication technology and are thus variable. Their influence 
on the noise figure is shown in figs 15a and b. Similarly the carrier 
concentration and fitting factor k are determined by the material itself 
and will affect the noise figure as shown in figs 15c and d. The calculations
(34)were based on the values quoted by Hewitt •
2.5 Device considerations
The preceding analysis of FET operation enables the calculation of the 
theoretical microwave performance of the device in terms of gain and 
noise at frequencies up to the cut off of the device. In the calculations, 
values are taken for device geometries and material parameters such
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as mobility and carrier concentration and assume abrupt transitions 
between the active channel and semi-insulating substrate* In reality 
these parameters are dependent both on the growth technique of the material 
and the technology chosen to fabricate the device.
In GaAs, early devices were fabricated from epitaxial layers grown directly
( 5 )onto semi-insulating GaAs. However, Barrera has shown thatyof the semi 
insulating substrate properties have significant effects on the 
resulting device performance. Changes in the substrate resistivity 
can occur during the growth of the epitaxial layer which can cause a 
space charge region at the interface between the layer and the substrate. 
The extent of this interface varies with particular substrates but has 
the effect of causing loops in the dc characteristics of the device, 
the space charge capacitance being charged and discharged through the 
large resistance of the substrate.
A further effect is an anomalously low transconductance which in turn
leads to poor gain at microwave frequencies. Barrera has measured the 
resistance changes of the substrates after the heating cycle encountered 
during epitaxial growth. The changes in substrate resistivity during 
growth can be correlated directly with the microwave properties as shown 
in figs 16 and 17. The correlation of good gain and minimal conversion 
of the substrate is apparent from fig 17.
The best devices showed nearly 15 dB power gain at 10 GHz.
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Fukata has shown that a significant improvement can be achieved in 
device performance by the incorporation of a "buffer" layer, ie an epitaxial 
layer with high resistance, grown between the substrate and the conducting 
layer. It was found that the hysteresis of the I-V characteristics 
were eliminated with the buffer layer and at higher frequencies improvements 
of |y2il 1^22^ were achieved. The correponding increase in power
output was attributed to an increase in mobility seen with the buffer 
layer included, but the decrease in light sensitivity was thought to 
be due to a decrease in the deep trap concentration in the n type layer.
The device performance is, however, affected not only by the presence 
of a buffer layer but by its quality. Hewitt et al^^  ^have measured the 
buffer layer resistance for various wafers and shown that improvements 
in the noise figure are obtained for the highest buffer layer resistance 
as shown in fig 18.
Crossley et have devised a test for their buffer layers based on
changes in resistivity under illumination. Ohmic contacts are alloyed
onto portions of the grown wafers which are then etched until the conducting
3
layer is removed. If the resistance of the buffer layer falls below 10 ft“cm 
under illumination then the layer is rejected for device fabrication.
Typical gain and noise figures for FETs fabricated on buffered layers 
are shown in fig 19 for various gate lengths. It can be seen that the 
inclusion of a highly doped layer under the contacts gives an improved 
performance.
The device results for 1 pm and 0.5 pm gate lengths have been compared
for different laboratories in fig 14. Theoretical values for the noise
figure as calculated using the theory described in section 2 are shown
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for comparison. The best performances achieved are 0.8 dB noise figure 
at 4 GHz for devices with the highly doped contact layer and buffer 
layer. The figures being slightly higher for devices without this layer.
Further problems encountered in device fabrication on epitaxial layers 
are variations in layer thickness, non uniformity of impurity concentration 
over the area of the wafer and between successive wafers.
Good reproducibility and uniformity can be obtained by using ion implantation 
to produce the active layer. Implantation has been performed directly 
into the semi-insulating GaAs to eliminate completely the need for 
epitaxial growth. A problem with this process is that the implantation 
causes lattice damage and the samples required annealing to reduce the 
damage and to activate the implanted ions. The annealing temperature
(37)
is above the dissociation temperature (640®C) for GaAs and thus
encapsulation of the sample is required. The choice of encapsulation
(7)
and annealing temperature has been fully reviewed by Leigh .
Early w o r k e r s ^ (39) ^ave used SiOg as an encapsulant. Large differences 
in sheet carrier concentration and mobility were reported from sulphur 
implants into Si GaAs, which was obtained from different suppliers.
The differences were attributed to variations in chromium concentration 
between ingots, the lower mobility resulting from material with a chromium 
content in excess of that required to compensate the substrate. Devices 
fabricated on these layers demonstrated a uniformity of channel thickness 
of +10%, measured by variations in ^gg*
The use of sputtered Si^N^ gave improved device performance. Devices 
with 1.1 pm gate lengths exhibited a minimum noise figure of 4.6 dB
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with an associated gain of 3.5 dB at 10 GHz. This however, was still 
inferior to results reported for epitaxial material.
An improved MESFET performance has been measured by Higgins et al^^^^ using 
Se implantation. A comparison of the C-V profiles obtained from Se 
and S^ implants, revealed a much longer tail for the S^ implant due 
to diffusion during the anneal cycle. Electron mobilities in excess 
of 5000 cm^V~^ s~^ were reported giving FETs with 1.1 pm gate lengths 
a microwave performance of 10 dB MAG and 3.4 dB min NF.
Further work by H i g g i n s ^ o n  devices with 0.9 pm gate lengths have produced 
devices with NF min of 3.3 dB and MAG of 11.5 dB at 10 GHz. These results 
compare well with the theoretical NF calculations of H e w i t t ^ a n d  the 
calculated S parameters as shown below.
Calculated 
mag phase
Measured 
mag phase
S (10 GHz) 
(10 GHz) 
(10 GHz) 
(10 GHz) 
Gain (dB)
0.66 246 
0.099 18
I.8 72 
0.77 330
II.5
0.65 200 
0.085 30
I.8 50 
0.6 260
II.5
The uniformity of the devices was shown to be good with standard deviations 
as low as 10% for the saturation current as shown in fig 20.
The problem of conducting layers formed during heat treatment have been
(42)
avoided by the introduction of a qualification test
+
Implantation 
+
of the material with Kr ions followed by annealing, simulated the Se 
implantion, but since Kr"^  ions are inert, changes in the resistivity 
of the substrate were due to the material itself. By selecting material
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which retained a high resistivity after this test, Higgins has fabricated
devices with NF min of 1.1 dB at 4 GHz with an associated gain of 12
+ 12 -2 
dB using a single implant of 300 keV Se ions at a dose of 3 x 10 cm .
These results were close to the theoretical values for transistors with
1 pm gate lengths, even without extra implantation to reduce parasitic
contact resistances.
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SECTION 3 EXPERIMENTAL TECHNIQUES 
Introduction
The techniques used in this study are presented here. The 
material was assessed in terms of its chemical, electronic and electrical 
properties. The major part of this assessment was performed with the 
cathodoluminescence equipment and is discussed in detail. The attempts 
made to cool the sample to liquid helium temperatures to improve resolution 
are also discussed. The species and concentration of chemical impurities 
were determined by secondary ion mass spectrometry (SIMS). The analysis 
was carried out by C.Evans and Associates in California, USA. A brief 
description of the technique is presented in this section.
An objective of this work was - to fabricate low noise GaAs MESFETs 
on a reproducible basis. Much time was spent on developing a fabrication 
technology and the conditions established are outlined. In particular, 
development of a recessed gate structure and thick metal pattern definition 
by lift off techniques are described in detail. An experimental package, 
suitable for the .BTRL test equipment has also been developed and the 
measurement techniques outlined.
3.1 Assessment of SI GaAs
3.1.1 Cathodoluminescence
A schematic diagram of the equipment is shown in fig 21. Electrons 
were ejected from a hot tungsten filament and accelerated by the triode 
gun into the drift tube. The filament current was set as a constant 
3.8A and the beam current adjusted by a biasing power supply to the 
grid of the gun. The accelerating potential at the anode was obtained 
from a 0 to 30 kV power supply, suitably insulated from earth.
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The electron beam was centred by an alignment coil and brought into 
focus on the sample through a hole in the mirror using a focussing coil.
A'beam diameter of 0.5 mm was obtained at the sample which was mounted 
on the cold finger of the cryostat. Front surface luminescence was 
collected by the 100 mm diameter mirror and focussed onto the entrance 
slit of the spectrometer. An ellipsoidal mirror was chosen to avoid 
the aberration effects experienced with concave mirrors and was fabricated 
from stainless steel to avoid charging from the electron beam. The cryostat 
and detection system are further described below.
a. Cryostat
The liquid nitrogen cryostat was constructed of stainless
steel as shown schematically in fig 21. The bottom of the
cold finger was made from Cu to ensure good thermal contact
between the liquid nitrogen and sample holder. The samples
were attached to a copper flange with a thin conducting paste.
The flange was then screwed into the copper block of the cold
(43)
finger. Wakefield has estimated that the sample temperature 
was 83K. This temperature was sufficient to reveal radiative 
transitions that were quenched by non radiative recombination 
nearer room temperature.
.The wavelength of the radiation emitted from the sample was 
below the visible region and thus to locate and position the 
specimen during initial setting up, a phosphorescent marker 
was required. A phosphor dot was painted onto the flange, 
adjacent to the sample and its image focussed onto the spectrometer 
slits. The sample was then moved into position and required 
only fine adjustment of its position and beam focus to give 
maximum signal output.
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For higher resolution of the luminescent bands, a liquid helium 
cryostat was used. This was similar to the liquid nitrogen 
cryostat but in addition contained an outer jacket containing 
liquid nitrogen which was separated from the inner helium by 
a vacuum space. The cold finger was shielded by a copper 
liner, maintained at 77K. The sample was attached to the 
copper flange as for liquid nitrogen experiments.
A copper-constantan thermocouple was attached to the base 
of the flange near the sample. The lowest temperature measured 
using this cryostat was 38K. This was somewhat higher than 
the boiling point of helium at 4.2K. This was attributed 
to inadequate shielding around the sample and the fact that 
the sample was situated some 20 mm from the base of the finger.
Poor thermal contact of the flange could also have contributed 
to the poor cooling. The cryostat was isolated from the sample 
chamber by the vacuum ’0’ ring. The beam current at the sample 
was thus measured between the cryostat and the earthed sample 
chamber. The beam current was maintained at 0.4A throughout 
the work.
b . Detection system
The luminescence from the SI GaAs was analysed with a diffraction
grating spectrometer. In order to resolve the spectral range
of the emitted radiation, two gratings were used with 300
and 600 rulings per mm and blazed at 2000 nm and 1000 nm respectively.
Measurements were taken between 800 and 2400 nm which ranged
three spectral orders. To avoid overlapping, a filter was
inserted to cut off wavelengths shorter than 1000 nm during
longer wavelength measurements.
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The luminescence bands were further resolved using slits at
the entrance and exit of the spectrometer. The slit widths
ranged from 0.25 mm to 2.5 mm, covering a spectral bandwidth
of 1-10 nm. The emergent radiation was converted into an
electrical signal at the exit of the spectrometer using a
photodetector. To cover the spectral range, two detectors
were required. An RCA photomultiplier was used in the range
800 to 1150 nm. From the manufacturers data, the supply voltage
was set to 1200v, giving a good compromise between the sensitivity
-1
measured in amperes lumen and the anode dark current. For 
longer wavelengths, a PbS photocell was used. The device 
was manufactured by Opto Electronics Ltd USA and had a useful 
detection range between 1000 and 3500 nm. The detector was 
contained in a TO8 type package and incorporated a two stage 
thermoelectric cooler which enabled operation of the cell 
at -45°C when mounted on a suitable heat sink. The supply 
voltage was optimised at 200V giving a noise voltage of 0.5pV.
To increase the sensitivity of the detection system further, 
the signal was chopped to convert it to ac. This was achieved 
by modulating the field of the alignment coil with a pulse 
generator. The electron beam was thus deflected off the sample 
at a frequency near 600 Hz. Care was taken to ensure that exact 
multiples of 50 Hz were avoided. This signal, together with 
a reference signal from the pulse generator were fed into 
a phase sensitive amplifier thus providing phase sensitive 
detection. The dc output was displayed on a chart recorder, 
run synchronously with the spectrometer to give a permanent 
record of the luminescent spectrum of the SI GaAs.
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3.1.2 Secondary ion mass spectrometry (SIMS)
The SIMS equipment is shown schematically in fig 22. The chamber 
was pumped by an ultra high vacuum system, capable of reducing 
the pressure to 10  ^torr during operation. The samples were affixed 
to a rotary target holder, enabling a number of samples to be analysed 
during one pump down of the chamber. The samples were bombarded 
with a beam of oxygen or caesium ions, dependent upon the analysis 
required. For electropositive elements, oxygen was used and for 
electronegative elements caesium was used. The primary ion beam was 
produced from an ion gun with typical energies between 2 and 15 keV. With
-7
a low background pressure, ion beam currents of 10 A were achieved 
at the target.
Prior to analysis, the surface of the sample was sputtered by a 
high current of ions to remove contamination. During analysis, 
the incident ion beam was used to generate the secondary 
ions which were collected and analysed by a quadrupole mass spectrometer. 
A simple energy analyser, based on electrostatic deflection was 
inserted between the target and quadrupole lens to reduce the number 
of scattered fast ions and neutral atoms entering the spectrometer, 
thus improving the signal to background ratio. The incoming ions 
were retarded by the quadrupole analyser and were deflected 
electrostatically into the particle multiplier. The electrical output 
pulses of the multiplier were coupled into a discriminator and amplifier. 
The resulting pulse was further processed by a counting circuit. The 
detector circuitry was programmed such that certain mass numbers 
only reached the multiplier and thus the samples were analysed 
in terms of relative counts of the ion species. A direct measure 
of the bulk concentration of the impurity was possible since the
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fraction of ionized particles emitted from the sample were actually 
detected. Thus, concentrations could be determined from ratios 
of the element counts to that of the matrix, ie Ga and As.
The accuracy of this measurement technique was limited, since this ratio
could be affected by the presence of other chemical species and the
orientation of the crystal. A contribution from the counting circuitry
may also affect the accuracy. To improve this, samples with known
concentrations, determined by spark source mass spectroscopy, atomic
absorption spectroscopy or ion implantation have been employed as standards.
(22)
Agreement between the two within 10% has been achieved by Huber . In the 
present work, Charles Evans and Associates have estimated that the data is 
accurate within a factor of 2.
3.1.3 Atomic absorption spectroscopy (AAS)
The semi insulating GaAs used in this work was intentionally doped 
with Cr to compensate the donor impurities introduced during crystal 
growth. AAS has been used to determine the concentration of Cr 
in the materials and act as a check on the SIMS analysis. The 
work was carried out using a Pye Unicam SP2900 instrument at BTRL.
The equipment is shown schematically in fig 23.
Digits RecorderSampling
Flame Detector ElectronicsMonochromatorLight Source
SCHEMATIC LAYOUT OF ATOMIC ABSORPTION SPECTROSCOPY EQUIPMENT
Fig 23
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A solution, containing small amounts of the metallic element was 
vaporised using a carbon furnace. The light source emitted radiation 
which was characteristic of the element to be determined and was 
directed through the vapour. Absorption of the radiation by atoms 
within the vapour resulted in a decrease in the transmitted intensity.
This decrease was measured using a photomultiplier. A monochromator 
was also included to select the required wavelength.
The absorbance value can be readily calculated to give a fractional
concentration. The accuracy of this technique has been estimated
(44)
to be + 20% of the measured value in ppm
3.1.4 Preparation of Material
The material was purchased as wafers which were prepared as follows. After 
sawing from the ingot, the wafers were lapped and then polished 
using a chemical - mechanical technique. To remove residual polishing 
damage, the wafers were further treated using the following etchant 
for 5 minutes
3 pts HgSO^
1 pt HgO (at 80°C 
1 pt H^O
This was a polishing etchant which removed on estimated 40 pm.
After this process, the wafers were cleaved into 10 x 12 mm pieces 
for implantation.
3.1.5 Ion Implantation
The implantation was carried out using the University of Surrey
12 78 —2
600 KeV accelerator. A dose of 5 x 10 of Se ions cm were implanted
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at 400 keV. The samples were held at 200°C during the process.
The dose was measured using a current integrator and scalar system,
designed by the University.
The implant dose and energy were chosen to allow FET fabrication 
on the implanted layers without the need for highly doped contact 
areas and to achieve measurable activation of poor materials.
3.1.6 Encapsulation
After implantation, the samples were encapsulated to avoid dissociation
of the GaAs during the annealing of the implant damage. The encapsulant
was chemical vapour deposited silicon nitride. In the early work,
the encapsulant was deposited using the University of Surrey facility.
The deposition was followed by annealing for 30 seconds at 900°C in
flowing nitrogen whilst still in the deposition chamber. This
(45)technique has been fully described by Surridge •
Later, implanted samples were encapsulated using the BTRL facility.
In this work the silicon nitride was deposited to a thickness of 
10002 and covered with sputtered silicon dioxide. The annealing 
was carried out in a quartz furnace at 850°C for 30 mins in flowing 
nitrogen. After annealing, the encapsulant was removed by immersion 
in hydroflouric acid followed by a water wash. The implantation 
and annealing technology has been more fully described by Leigh^^^.
3.2 Electrical assessment of the implanted GaAs 
Following implantation and annealing, test samples were prepared 
for electrical characterisation. Van der Pauw patterns were defined 
on the samples using photolithography and the pattern etched into
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the GaAs. Ohmic contacts were then evaporated onto the pattern 
and annealed as described in section 3.4.
The Hall mobility and carrier concentration profile were then obtained 
using an automatic electrochemical profile apparatus developed 
at The technique used a Schottky gated measurement in conjunction
with electrochemical stripping of the GaAs, thus producing an in 
depth profile.
3.2.1 Thermal stability measurements
In the present work, the entire wafer area was implanted, and thus
to provide device isolation, the surrounding material required etching
down to the SI substrate beneath. In integrated circuits, this
mesa structure places limitations on the proximity of the device
elements, thus reducing the scale of integration achievable. This
can be overcome by ion implantation into discrete areas of the GaAs
using a suitable mask. This technology however, requires that
the region between the unimplanted areas should remain semi insulating
after the annealing process. To test this isolation, samples were
encapsulated and annealed as described above and indium dots alloyed
onto their surface. The edges of the sample were cleaved off to
ensure that no leakage paths were present down the sides. The
9
resistance of a typical unannealed substrate was 10 fi.
3.3 Device fabrication
3.3.1 Photolithography
Photolithography is an established technology for the fabrication of 
semiconductor devices. The basis of the technique is in the use of 
photoresists. These are organic polymers which adhere well to semiconductor
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surfaces and are sensitive to ultra violet light. The wafer is evenly 
coated by rapid spinning of the photoresist and the patterns generated 
by exposure through a suitable mask. The resist is developed in a suitable 
agent to reproduce the mask detail on the surface of the semiconductor.
The conditions for optimum pattern have been defined by Shipley^^^^. The 
conditions are particularly critical for micron size geometries. In 
this work, the following conditions were established.
1. Wafer prebake at 140°C.
2. Shipley AZ1350H Photoresist application at 6000 rpm.
-2
3. Exposure using 20 mW cm UV light
4. Development for 30 secs in Shipley MF 312 developer diluted 
1:1 with water.
The masks used to define the patterns were glass plates, coated on one 
side with a film of chromium oxide. The device features were etched 
into this film, providing a durable working plate for use in the processing. 
Very thin films of chromium oxide remain opaque to the UV light and 
thus micron size geometries could be etched onto the mask.
3.3.2 Alignment
The FET fabrication consisted of several process steps, each of the 
patterns requiring registration with the previous. In this work a 
Karl Zuss MJB3HP contact aligner was used. The mask and wafer features 
were correctly superimposed by alignment marks engraved on the surface 
of the wafer. Micrometer adjustment in the X and Y directions was used 
for repositioning. When aligned, the wafer was held in intimate contact 
with the mask by means of a vacuum chuck mechanism. The pattern is 
then defined by a pre-determined exposure to the ultra violet source.
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A light integrator was incorporated in the machine to compensate 
the exposure time for degradation of the bulb intensity. During 
exposure, the wafer area was purged with nitrogen gas to eliminate 
the formation of ozone which degraded the photoresist.
3.3.3 Definition of metal patterns
FET operation at GHz frequencies requires gate lengths of 1 pm dimensions. 
The devices fabricated in this work had 1.3 pm gate lengths with a total 
width of 300 Pm. The gate width was divided into two to avoid propagation 
delay along their length. The spacing between the drain and 
source electrodes was 4 pm to allow some flexibility in the alignment 
of the gate.
For such device dimensions, conventional wet etching through the
photoresist to define the device pattern was impractical and the
metal etchants may react with the GaAs itself. A more precise technology
for micron pattern definition is by ’lift off’ m e t h o d ^ T h e  pattern is
defined in the positive photoresist as shown schematically in
fig 24. The required metallization is evaporated from a source
held perpendicular to the sample. The deposited metal will adhere to
the GaAs surface where exposed and to the photoresist elsewhere.
Evaporation from the perpendicular source ensures no metal deposition
up the sides of the pattern as shown in fig 24c. The sample is immersed
in acetone which dissolves the photoresist. The excess metal
then floats off, leaving the required pattern, defined on
the GaAs surface as shown in fig 24d.
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Fig 24 Procedure for metal pattern definition using lift-off 
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In practice, the 1 \lm dimensions were approaching the limit 
of capability of the mask aligner. To obtain such dimensions, 
the UV light source had to be highly collimated and the mask be 
in intimate contact with the photo resist to ensure no light 
scattering at the resist surface, thus ensuring good edge 
acuity. However, even with these precautions, the edge of 
the photoresist was still sloping as shown in fig 25. This 
resulted in ragged metal edges after lift off.
This problem was overcome by profiling of the photoresist
edge to give a T shaped overhang. After exposure, the photoresist
was immersed in chlorobenzene for a set time. Development
then proceeded as normal. The chlorobenzene soaked top layer
developed more slowly than the underlying photoresist, leaving
the required overhang as shown in fig 26. After deposition
and lift off, smooth edged metallization were defined as
shown in fig 27. The optimum soak time was determined experimentally
to be 20 seconds.
3.3.4 Slice orientation
At certain stages in device fabrication, it is necessary to etch 
the GaAs to provide device isolation and achieve a suitable drain-source 
saturation current. This etching can be used to assist the lift­
off process when depositing metals. Nause^^^^ has shown that GaAs 
can be etched anisotropically, such that in one direction a sloping 
edge occurs whilst at right angles, the reverse profile occurs.
The FET channel and gate are aligned along this undercut direction.
After etching through the photoresist pattern, the edge profile 
was altered as illustrated in fig 28 and thus assisted the lift
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Fig 25. Edge profile of photoresist using contact photolithography
Fig 26. Modified edge profile after soaking in chlorobenzine for 20 seconds
Fig 27. Metal pattern definition after lift off.
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Fig 28. Edge profile of GaAs after etching.
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off. Further, because the GaAs was undercut, no metal was deposited 
on the sides of the etched recess and thus the fringing capacitance 
of the gate depletion region was reduced.
The etch used in this work was
600 ml H2O
20 ml
2 2
1 ml NH^OH
This resulted in the profile shown in fig. 28
O *“1 o
The etch rate was determined to be 40A s at 15 C.
To identify the required direction, a small piece of GaAs was cleaved 
from the main wafer and an oblong pattern defined in photoresist.
The sample was etched for 2 minutes in the etchant and the resist 
removed. Microscope examination then revealed the two edge profiles. 
From the test, the device patterns were aligned accordingly on 
the main wafer.
3.3.5 Slice cleaning
Prior to device fabrication the wafer was cleaned using the schedule 
described below.
3 mins in hot trichlorethylene
" " " hot methanol
water wash
3 mins in cone H2S0^
water wash
3 mins in cone HCl
water wash
This process first removed grease and then oxides from the surface.
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3.4 Fabrication of ohmic contacts
The drain and source contact pattern was defined in photoresist 
using the appropriate mask. Care was taken to ensure intimate 
contact between mask and photoresist. The channel width was aligned 
to an edge of the GaAs to enable cleavage of the wafer into separate 
devices at a later stage. The channel width was also aligned with 
the undercut etch direction. After development, the sample was 
etched for 5 secs using the anisotropic etch, water washed and 
blown dry prior to metal deposition.
The metallization for the ohmic contacts was a 12 wt% Ge-Au alloy.
To prevent surface tension effects during the heat treatment, a 
nickel coating was deposited on top of the Au-Ge. Following the 
work of Macksey^^^\ 1500A of Au-Ge was deposited with of 50oX of 
nickel on top. The ratio of thicknesses was important to ensure 
a low contact resistance together with a smooth surface.
The heat treatment was carried out in a quartz tube furnace with 
flowing forming gas. The samples were loaded into a quartz boat 
which contained a thermocouple. The boat was inserted into the 
furnace until the temperature reached 460°C and then withdrawn 
from the hot zone and allowed to cool whilst still in the furnace 
tube. The heat treatment cycle was also determined to give the 
lowest contact resistance.
3.4.1 Measurement of contact resistance
The resistance due to the transition between the conducting channel and 
the external bond wires is parasitic to device operation as shown in 
fig 15 and as such should be minimised.
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The contact resistance was measured on a test pattern, deposited 
on the GaAs surface with the ohmic contacts. Three contacts, having 
separations and were placed on a mesa.of width Z as shown 
in fig 29.
OHMIC
C O N T A C T
2 OHMIC 
• C O N T A C T
O HMIC
C O N T A C T
n-TYPE LAYER RESISTIVITY =,
SEMI-INSULATING SUBSTRATE
SCHEMATIC LAYOUT'for MEASURE>ffiNT OF CONTACT RESISTANCE ■
FIG 29
where = 5 \lm = 15 pm and Z = 150 pm. The low field resistance
between contacts 1 and 2 (R^2) and between 2 and 3 (R^^) determined
from the slope of the current voltage characteristic displayed
on a curve tracer. .Each measured resistance included three components;
two contact resistances 2R , the resistance of the two probes 2R
c p
and the resistance of the n type layer R = Therefore
f I?*, ” ,
R^ (^per mm gate width) = ( — --- ' Z(mm) .....  17
The alloy depth (d -dV  is difficult to determine and thus the specific
contact resistance r defined as the resistance of the whole alloyed
c
contact area minus the resistance of the GaAs in that area is
not usually calculated. Instead, the resistance in 0 per ram
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gatewidth was used to compare different processing runs. If d*
1/2
is known, r could be calculated by 
c
r
(ft per mm gate width) = —  ( ^  ^(nm)
The contact separation was invariant across the slice and thus 
the only error was the accuracy of the resistance measurement. 
This was measured to be +0.25ft.
3.4.2 Mesa pattern formation
To confine the current flow to the drain and source channel, the 
n type GaAs surrounding the device was removed by etching to leave 
a mesa of active material on the semi-insulating substrate. A 
requirement of this process step was that the etched mesa should have 
a sloping edge to allow the gate metal to cover the mesa edge. The = 
etch used in this work is defined below.
2 gms NaOH
200 ml H^O 
4 ml H^O^
O
The etch rate was 1500A per minute at 20°C.
To ensure adequate isolation, the resistance between adjacent devices 
was measured at intervals during etching.
3.4.3 Gate Metallization
For low noise MESFETs, the parasitic resistance of the GaAs under
the ohmic contacts must be minimal. This was achieved without
resorting to highly doped contact layers by ensuring an adequate
layer thickness beneath the contact. For epitaxial material, this
was typically 0.45 pm. Such a thickness, however resulted in a
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large drain to source current and required large reverse gate potentials 
to achieve pinch off. Further, the reversé biased Schottky barrier 
may break down prior to pinch off.
To overcome this, the channel layer was thinned prior to deposition
of the gate metal. The parasitic resistances were minimised
by etching only that part of the channel beneath the gate. The
gate was defined in photoresist and then the layer thinned through
the resist using the anisotropic etch described in 3.3.5. At intervals,
the sample was removed from the etch and I  ^monitored. The channelsat
was etched until a saturation current of 90 mA was reached.
O
The gate metallization was a titanium layer of lOOOA thickness
o
followed by a 3500A layer of Au. The gate bonding pad was formed
on the SI substrate to reduce the gate capacitance. The Au overlay
on the Schottky barrier gate also enabled easier wire bonding to the package.
3.5 DC assessment
The dc characteristics of the fabricated devices were obtained 
with a curve tracer and probe table. Precautions were taken to 
ensure that all metal surfaces were earthed to avoid static electricity 
build up which could cause damage to the devices.
Instabilities of the FET characteristics were sometimes observed 
during testing in the pulsed mode. These were suppressed by proper 
termination of the screened cables between the probe head and curve 
tracer. Ferrite beads were also placed over the probe needles
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to dampen further any tendency to device oscillation. The drain-source 
saturation currents were measured at a potential of 3V. To avoid 
errors due to generation of excess carriers by the incident light, 
all measurements were performed in darkness.
The negative voltage required to pinch off the device channel was
measured using the offset mode of the base step generator. The
pinch off voltage V^, was taken as that required to reduce to
a value of 100 pA. This facility was also used to determine the
transconductance of the device. For processing data, g was quoted
m
for a 0.5V gate potential. For accurate measurements of the g^ 
variation with depth, steps of O.IV on the gate were used.
For measurement of the light sensitivity of the devices and for 
display purposes, the curve tracer was operated in the pulsed mode.
The measured values of the pulsed were found to be higher than
the dc values. The dc readings were taken from a graticule placed
over the curve tracer screen. The graticule contained a 10 x 10 matrix,
subdivided into five units. The accuracy of measurement was estimated
to be ± 1 unit for the relevant scale sensitivity. The offset gate
voltage was read directly from a calibrated knob with an accuracy of ±  0.0-5V.
3.5.1 Measurement of device resistances
The noise and gain of the FET at high frequencies has been derived 
in terms of an equivalent circuit as discussed in section 2. The 
device is represented in terms of resistance and capacitance values 
rather than carrier concentration and mobility.
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The resistance measured at the device terminals consists of the 
parasitic resistances associated with the source and drain contacts 
and the channel resistance which is modulated by the gate depletion 
layer width and is associated with the material quality and the 
intrinsic operation of the device. These resistances may be resolved 
and measured on a FET structure using a technique first described 
by Hower and Bechtel^^^^. Using the assumption that for small drain 
potentials, the depletion region under the gate will extend parallel 
to the surface with applied gate bias, then the extrinsic resistances 
at the device terminals can be expressed as
®DSO = ^ ^  "  19
where and R^ are the parasitic resistances of the source and
drain contacts. G is the unmodulated channel conductance and 
o
ri is the ratio of depleted to undepleted channel height
V - V ^
where n = ( 1 - ( -— ) | ...... 20-(
To resolve these resistances, the measured values of R^^^ were plotted
against From this data, the portion of the resistance modulated 
n
by the gate, R^ is given by the slope of the line and extrapolation
to zero.yields the parasitic resistances R + R + R . Thus for
s D probe
a known probe resistance, the source, drain and contact resistance 
can be determined.
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The resistance is related to the material and device parameters by
R = —  = — — S    21
° Nqy Z d.
where f [  is the average mobility of the layer.
For high gain, R^ should be as low as possible and since
R is proportional to -— - ,
° Ny
the product N/i gives a measure of the material quality directly 
from device measurements.
For small signal calculations the channel resistance R^ is determined 
L
from R^ ?7 where T) is evaluated from the depletion width and bias voltage 
used.
In this work, measurements were made using a curve tracer. A drain 
source voltage of 50 mV was used to measure the channel resistance and 
gate bias steps of O.IV used to determine the value o f  7J,
3.6 High frequency measurement
3.6.1 Packaging
After dc characterisation, the wafers were diced into separate
devices for testing at microwave frequencies. The devices chosen had
characteristics typical of the particular wafer. The measurement
jig of the high frequency test equipment was designed for
silicon bipolar transistor packages which were unsuitable for device
operation in the GHz range. To overcome this, the package was
modified to minimise both capacitance and inductance, yet still
fit into the test jig. The modified package has not yet been fully
characterised but has been estimated to be suitable for testing
devices up to frequencies of 8 GHz.
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The devices were mounted into the package using a thin smear of 
epoxy resin which was cured in an oven for 30 mins at 150°C. The 
device was then bonded to the package using gold wire 0.001" thick 
from a commercial wire bonding machine. Double bonds were placed 
on the source contacts to minimise the inductance.
3.6.2 Measurement of noise figure
The minimum noise figure (NFmin) of the selected devices was measured 
using a noise figure meter, built by Magnetic AB in Sweden. Measurements 
were made in circuitry with a 50S1 characteristic impedance. The circuit 
is shown in fig 30.
Noise was generated from a diode source over the frequency range 
1-12 GHz. The level of noise, expressed as the excess noise ratio 
(ENR) is defined as that noise in excess of the circuit noise generated 
thermally. The value of ENR was selected on the noise figure meter 
and was predetermined by the manufacturer. The meter could be 
switched to measure the noise power and compute the noise figure 
of the system. Screw tuners were inserted in the 500 line to minimise 
the transistor mismatches at the input and output. The packaged 
device was held in a high frequency jig and biased via tees inserted 
on each side. The FET will amplify the whole spectrum of noise 
produced by the diode source. To measure the minimum noise at a 
particular frequency, the amplified noise was mixed with a signal 
from a local oscillator, set at that frequency. The noise figure 
meter has an input which is only sensitive to a 30 MHz signal, 
thus the 30 MHz harmonic of the mixed signals was fed to the meter.
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An attenuator was inserted between the oscillator and mixer to 
buffer the mismatch and an isolator inserted between the device 
and mixer to ensure that no power was reflected back. The noise 
figure was computed from the mixer signal. This signal included the 
three components listed below:
a. the amplified noise power both from the diode source and equipment,
b. transistor noise,
c. mixer noise
These three components were resolved using a sequence of measurements 
as summarised in appendix 2:
The noise measurement does not include losses of the gate and drain 
tuners. Allowances are made for this in the exact computation of 
NF min.
The coaxial screw tuners were adjusted manually to obtain a 
minimum reading of the meter scale. To minimise errors, the 
readings were repeated several times.
The measurement sequence involved removal and replacement 
of coaxial components. At microwave frequencies good connections 
are essential to minimise mismatches, and thus the connectors 
were cleaned prior to each measurement.
A feature of the noise figure meter was that during measurement,
the diode was rapidly switched off and on, thus minimising
the instrument drift. The NF min values were estimated to be reproducible
within 0.25 dB.
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3.6.3 Measurement of microwave gain
The microwave performance of a FET is characterised in terms of 
the available power gain and minimum noise figure. The gain associated 
with the minimum noise can be calculated (see appendix 2). Microwave 
measurements in the noise equipment, however, consider only the transmitted 
power values and give no information of the input and output reflection 
coefficients. This information is obtained using S parameters as 
discussed in section 2. The packaged device was inserted in a test jig 
fabricated for measurements at high frequencies. The use of 
air as a dielectric enabled measurements to be performed up to 12 GHz.
The S parameters were measured using a Hewlett Packard Network 
Analyser system as shown in fig 31. Power was generated from an 
oscillator in the frequency range 4-8 GHz in a 500 characteristic 
impedance system. The selected frequency was checked by a counter.
Power from the oscillator was fed into the S parameter box. This 
contained a switch matrix which set up the required conditions 
for the four parameter measurements. The device test jig was attached 
to the box using coaxial connectors and the device biased using tees 
within the box.
Some of the oscillator power was decoupled inside the box for use 
as a reference signal. Depending on the particular parameter under 
measurement, the power was reflected or transmitted through the 
FET and underwent a change, both in level and phase. To compensate 
for the phase lag due to the jig connections, the reference signal 
was delayed via an identical path length.
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Fig 31 Schematic layout for measurement of S parameters
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The device and reference signals were fed to the network analyser.
To avoid the need to transmit the signal at microwave frequencies 
and possibly introduce extra delay, the signals were converted 
to 278 kHz with the same relative amplitude and phase, using a 
harmonic converter. The low frequency signals were processed in 
the analyser to give a scale readout of the relative gain and phase 
of the device. Extreme differences in power levels were compensated 
for by offsets incorporated in the analyser.
The apparatus was interfaced with a computer to drive the oscillator 
over a selected frequency range and switch four parameter 
measurements sequentially. The output data from the analyser was 
recorded and MAG and MSG computed.
Prior to device measurement, the apparatus was calibrated to compensate 
for internal losses and reflections. This calibration consisted 
of gain and phase measurement with respect to the reference with 
the jig removed. For ^22* reflected powers were measured
using short circuits attached to the connectors. For S^^ and S^g* 
transmitted powers were measured using a standard through line 
connector. This was repeated for each of the frequencies of interest. 
After calibration, the device and jig were inserted and the four 
S parameters measured. To obtain the connected device values, 
the calibration data was subtracted directly from the relevant 
device data.
The measurement system was inherently precise due to the reference 
facility and the main errors were introduced by the coaxial connectors
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which were cleaned before use to minimise this error. The measurements 
included the jig and package together with the device itself.
The jig was designed to be of low loss up to 12 GHz but the package 
was of a modified silicon bipolar transistor design, developed 
especially-for this work and has not yet been characterised. Thus 
the package may have introduced errors into the high frequency 
results.
Measurements were taken between 4.5 and 8 GHz to allow full comparison 
with data of other workers. In early work, measurements were extended 
to 12 GHz to investigate the effects of the package.
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SECTION 4 EXPERIMENTAL RESULTS
4.1 Introduction
In Section IV, the results of this study are presented. The luminescence 
bands observed using the nitrogen and helium cryostat are characterised 
in terms of intensity, position within the bandgap and behaviour with 
change in temperature. The data is used to derive information regarding 
impurity concentration, type and presence of native defects and complexes.
The SIMS data is presented, in terms of concentrations of chemical species 
in the SI GaAs, within the detection limits of the equipment. This 
is followed by the results of electrical characterisation in terms of 
thermal stability and carrier concentration profiles after implantation 
and annealing.
The device fabrication technology has been characterised using epitaxial 
material which is compared with commercially available devices. The rf 
measurements were performed up to 12 GHz to determine the limit of the 
package. Devices fabricated from ion implanted material have been assessed 
and variations in dc, rf and uniformity of characteristics resulting 
from different SI materials have been measured. The influence of annealing 
schedule for the implanted ions has also been measured.
The device resistances have been evaluated which are useful for device 
modelling and give a correlation between material and device 
parameters.
Finally, a simple model for the calculation of device characteristics 
has been compared with the characteristics of measured devices.
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4.2 Cathodoluminescence results
4.2.1 Measurements at liquid nitrogen temperature
The luminescent output of the SI GaAs was measured in the spectral 
range 800 to 2400 nm. Bands were detected over the whole of this 
range. Electron energies of 20 keV were required to obtain sufficient 
signal strength to resolve the luminescent bands above the background 
noise of the detector. Leakage currents in the electron gun prevented 
higher energies from being used.
At 83K, the luminescent bands observed did not necessarily result 
from single transitions but involved superimposed peaks. The intensity 
of these bands were characterised by measurement of the peak height 
and energy half width in meV. For Gaussian curves, the product 
of the two is proportional to the area under the band. For transitions 
involving deeper levels, the bands were less well resolved spatially 
and in some circumstances were only just discernable above the 
detector noise levels at maximum amplification. For the assessment 
measurements at 83K, a slit width of 2.5 mm was used, the smaller 
slits being used for resolving the observed bands more precisely 
where the intensity allowed.
The luminescence data was presented on the chart recorder in terms 
of intensity as measured by the photodetector as a function of 
wavelength. To compare the positions of the bands with position 
in the GaAs bandgap, the wavelengths were converted to an energy 
E, where e =
4.2.1.1 Transitions from shallow levels
For all the samples measured, a band was observed at 1.50
eV (Band I), corresponding to transitions from levels near
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the band edge* The measured intensities of this band are 
shown in table 5. In general a greater luminescent output was 
obtained for the LEG materials. The Monsanto 5-238 Czochralski 
grown sample was observed to have the greatest halfwidth of
23.5 meV. Closer examination using 0.25 mm slit widths revealed 
that this band was displaced slightly to a longer wavelength 
with the broadening of the band on the long wavelength side 
as shown in fig 32. This was compared with an LEG grown sample 
A63M which was representative of the other samples measured.
Further information was obtained by measurement of the temperature
dependence of band I in the Monsanto sample between 90 and
300K. The positions of the luminescent bands were recorded
at various temperatures as the sample was allowed to warm up
to room temperature in the cryostat. The results obtained
are shown in fig 33, together with the variation in band gap energy,
plotted as a function of energy as calculated by SZE^^^^.
Fig 33 also shows the band I temperature dependence for an LEG 
sample A210 and boat grown sample XK895/1. The measurement 
accuracy of the peak position was ± .008 \e V . The LEG and 
boat grown samples were observed to occupy levels of 0.04 
+ .008 eV whilst the Monsanto sample was situated at a deeper 
level of 0.09 + .008 eV.
At 90K, a further broad band was observed with a peak at 
approximately 1.35 eV (Band II). This was evident in all 
the material types but was particularly intense in the Horizontal 
Bridgeman grown materials. Table 5 also shows the measured
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Sample Intensity
Band I (1.51 eV) Band II (1.35 eV)
A190 4794
LEG A63M 5512 76
A210 1004 -
A202 4065 116
Monsanto 5-238 3478 -
HB XK1107 2018 1452
XK895/1 1900 11074
3 Zone Sumitomo. IV 1321
HB
Sumitomo IT 2520 79
4 0 p
z
D
20
Table 5 Measured intensities for band I 
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Fig 32 Comparison of band I widths for Monsanto 5-238 and A63M
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Fig 33 Temperature dependence of band I for measured samples
Sample
Luminescence Bands Below 1 eV
Band V Band VI Band VII Band VIII
LEG A190 .8 .62 .54
A63M .8 .75 - —
A210 .8 .75 - .54
A202 .8 .62 .54
1
Monsanto 5-238 .8 .75 - -
HB XK1107 .8 .75
XK895/1 .8 .75
3 Zone Sumitomo IV .8 .75 —
HB Sumitomo II .8 .75
- -  ,
Table 6 Luminescent bands observed below I.O eV
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intensities of this band where detected for all the samples.
Band II was the most intense for sample XK895/1, being greater 
than the intensity of band I. Using a slit width of 0.25 
mm on the spectrometer, this band was further resolved into 
overlapping bands at 1.35, 1.32 and possibly a small band 
at 1.29 eV. In the LEG materials, band II was observed at 
much reduced intensities in sample A202 and A63M and was broader 
with the peak centred between 1.37 and 1.31 eV. No finer 
structure could be resolved for these samples. The temperature 
dependence of band II was measured for sample XK895/1. The 
intensity of the band was observed to decrease rapidly for 
only a small increase in temperature and was quenched above 190K.
4.2.1.2 Transitions from deep levels
The bands observed below 1.0 eV are shown in table 6. Several bands 
were observed between 1400 and 2400 nm. The intensities of these bands 
were much lower than these from the shallow levels and the bands 
considerably broader. Thus temperature dependence measurements were 
not possible. However, comparison of the relative intensities of these 
bands showed characteristic differences between the material types.
The deep level spectra of sample A202 and Sumitomo IV are shown in 
fig 34. These spectra were representative of the other samples from 
each type.
For the boat grown material, the band at 0.8 eV (band VI) was the 
most predominant but was observed to vary greatly in intensity. Glose 
inspection of band V revealed that this may be two overlapping bands, 
the other at 0.75 eV (band VI). The luminescent output at deeper levels 
in the boat grown materials were much less intense and less well defined.
85
The opposite situation was observed in the LEG materials.. Band V was 
observed as in the boat grown samples and varied in intensity. For 
A63M, which was not intentionally doped with Gr, band V was only just 
discernable above the noise level at maximum amplification. Band V was 
however, not as well resolved as for the boat grown samples but formed 
a shoulder to a much broader, more intense band at a longer wavelength 
as shown in fig 34(b). For samples A202 and A190, this was centred 
at 0.62 eV (band VII). In A63M and A210, the band appeared at the same 
wavelength as band VI in the boat grown samples. In these samples 
however it was more intense than band V. A further band was observed 
(band VIII) at the longest wavelength measured at 2400 nm, corresponding 
to 0.54 eV. The intensity, uncorrected for the spectral response of the 
detector was very weak and only just detected in samples A210,
A190 and A202. For A63M and the boat grown samples, this band was 
not resolved above the noise.
4.2.2 Liquid helium temperature Measurements
4.2.2.1 Shallow levels
At the lower temperatures achieved with liquid helium,the luminescence 
output was significantly greater and smaller slit widths were used 
to obtain greater resolution of the bands. In the LEG materials, band 
I was resolved into separate bands at 1.51 eV (la) and 1.49 eV (Ib) as 
typified by figs 35a and b. The relative intensities of these bands showed 
considerable variation as shown in table 7. In particular, band Ib 
of A63M was much more intense than band Ib as shown in fig 35a.
Additional bands, at longer wavelengths were resolved at the lower 
temperature as shown in fig 35a. For samples A63M and A190,
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Fig 35 Band I luminescence using liquid helium cryostat
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a small, very sharp band was recorded at 1.45 eV (band III) and 
for A210 a broader band centred at 1.41 eV (band IV) was observed.
Band II, was more definitely resolved at the lower temperature 
for A202 as shown in fig 35b, showing possible overlapping bands 
at 1.37, 1.33 and 1.28 eV. For A63M, a broad band at 1.32 eV was 
just observed at maximum amplification. This band was not detected 
in the other two samples.
For the other samples band I was less well resolved as in figs 
36 a and b. The two bands la and Ib were distinguishable but were 
broader and overlapped considerably. The half widths measured for 
these samples are shown in table 7. The HB sample XK895/1 was the 
best resolved but still overlapped as shown in fig 36a. In all these 
samples, band Ib was more intense.
Band II was well resolved in the materials into three overlapping 
bands at 1.35, 1.32 and 1.28 eV. Bands III and IV were not 
detected in these samples. The Monsanto sample 5-238, which 
exhibited the broadest half width at 83K, retained this at 40K, 
band la being only marginally resolved as a shoulder on band Ib.
In this material, a further band was resolved at 1.38 eV which 
was overlapped by structure as seen for band II.
4.2.2.2 Deep Levels
The luminescent bands observed at deeper levels were broader 
and less well resolved than those near the band edge. As
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Sample
Intensity at 1: 
Band la 
ht X  half width (meV)
.quid helium temperatures 
Band Ib 
ht X  half width (meV)
Temp
LEG A190 
A63M 
A210 
A202
•65 X  5.5
17 X  7.4 
76 X  7.3
190 X  9 
950 X  15.3 
21 X  7.2 
. 13 X  8.9
38K
38K
38K
50K
Monsanto 5-238 11 X  11 35 X  12.4 50K
HB XK895/1 34 X  9.3 94 X  9 47K
3 Zone Sumitomo IV 
Sumitomo II
13 X  11 
25 X  9.1
28 X  12.4 
36 X  16
38K
45K
Table 7 Intensities of band I luminescence using liquid helium
cryostat
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Fig 36 Luminescence spectra from shallow levels using liquid helium cryostat
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a result, no sharp peaks were resolved but in general, the 
samples gave a greater luminescence output, the bands being 
more clearly resolved above the background at lower temperatures.
The increased intensity enabled smaller slit widths to be 
used, thus giving sharper band resolution. The transitions 
observed are shown in table 6. In the HB sample, band V became 
much sharper and band VII and VIII were just detected. Band VI 
still appeared as a shoulder to band V at this temperature.
For the LEG samples band VII was more clearly resolved with 
band V being more definite than at 83K as shown in fig 37.
Further, for sample A202, band VII was split into three distinct 
bands at 0.68, 0.65 and 0.617 eV as shown. Shoulders were 
observed at 0.57 eV, but due to the weak signal were not definitely 
resolved.
4.2.3 Luminescence of annealed GaAs
The samples were encapsulated with silicon nitride and heat treated 
at 850°G for 30 mins in a furnace to simulate the post-implant 
annealing conditions. The measurements were performed at 9OK. Fig 38 
shows the deep level spectrum of A210 after annealing, together 
with an un-annealed sample for comparison. No new bands were observed 
but the intensity of band V in the annealed sample was much reduced 
and bands VII and VIII were much more clearly resolved. Further, an 
overlapping band at 0.7 eV was observed, but no band VI as 
observed in the bulk material.
Sample HB XK895/1 was measured to investigate the behaviour of 
band II after annealing. In this'sample, the intensity of band
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Fig 37 Spectrum of deep level luminescence of A202 using liquid helium 
cryostat
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Fig 38 Spectra of deep level luminescence of A210 after annealing
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I was greatly increased as shown in fig 35 and band II, although 
still present was reduced to less than band I.
4.2.4 Summary of Cathodoluminescence results
1. The cathodoluminescence results have shown distinct differences 
between the LEG and boat grown materials. Characterisation of
the near-bandgap transitions at a measurement temperature of 8OK 
has revealed a level at 0.09 + 0.008 eV in the Monsanto material.
The temperature dependence of this band suggests a simple hydrogenic 
acceptor impurity.
2. A band was detected at 1.35 eV which was resolved into three 
bands at a measurement temperature of 38K. The luminescence of
this band was quenched above 190K, suggesting a weakly bound acceptor 
complex.
3. Bands were detected at 0.8, 0.6 and 0.54 eV, but insufficient 
signal was available to resolve these further. The band at 0.6 
eV was much more evident in the LEG material.
4. Measurements at liquid helium temperatures gave improved resolution 
of the near-bandgap transitions. In the LEG material, two bands
were resolved showing marked differences in intensity together 
with a further band at 1.45 eV in A210 and Monsanto 5-238.
4.3 Assessment by other techniques
4.3.1 Results of SIMS analysis
The material used for the SIMS analysis was taken from the same 
wafers as these used in the device fabrication. The common donor
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and acceptor impurities measured are shown in tables 8 and 9.
For most of the elements, standards were available and thus the 
ion counts of that element were converted directly into an impurity 
concentration. For tin, no standard was available and the units 
are expressed in ion counts divided by counts of As.
The impurities in table 9 were analysed using an oxygen beam.
The values for Mg, Mn and Se were close to the residual level of 
the instrument and thus represent the upper limit of concentration 
in the samples and may in fact have contained less. The values 
of B and Cr were well above the background level and were representative 
of the actual amounts of these elements in each sample. For the 
elements in table 8 caesium ions were used. No information regarding 
background levels was available with this analysis but it was 
considered that the C and 0 concentrations were at these levels.
The sample data is grouped in tables 8 and 9 according to the method 
of growth. The different growth techniques were characterised 
by certain impurity concentrations. For the LEG material, the analysis 
showed relatively low concentrations of donor impurities, the values 
measured for Se and Te being well below significant levels and 
possibly representing the instrument background. This material 
contained higher levels of Si and S, in particular A63M had a Si
15 -3
concentration measured to be 2.5 x 10 cm , a factor of 10 higher 
than the other samples. For the acceptor impurities, the-Mg, Mn 
and Se levels were at the background level with the exception of 
A190. The levels recorded for this sample were higher for Mn and 
Fe but were very close to the error limits of the technique.
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Impurity concentration atoms cm Counts Sn/counts As
Sample C 0 Si •S Se Te Sn
A63M 4E15 3E16 2.5E15 1E15 1.5E13 3E13 4E-9
A190 2E15 2E16 2.5E14 5E14 5.5E12 1.5E13 3E-9
A210 3E15 3E16 5E14 1E15 1E13 1.5E13 2.5E-9
A202 2.5E15 3E16 2E14 1.5E15 7E12 2E13 2.8E-9
Sumitomo IV 3E13 2.5E16 3.5E16 2.5E16 2E13 1E16 2E-8
Sumitomo II 6E15 4E16 2E16 1.5E16 5E13 1E16 2E-8
Monsanto 5-238 2E15 2.5E16 1E14 1.5E16 2.5E14 9E16 1.5E-7
MCP XK895/1 4E15 4E16 7.5E16 1E16 2E15 2E13 7.3E-9
MCP XKÏ107 2.5E15 3E16 7.5E15 1E16 1.5E15 3E13 7E-9
Table 8 concentration of donor impurities measured by SIMS
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SAMPLE B
A63M 6el5
AT 90 9el4
A210 2el5
A202 4e14
Sumitomo IV 3el3
Sumitomo II 3el3
Monsanto 5-238 Bel4
MCP XX895/1 lei3
MCP XU1107 3el3
Residual vacuum 6el3 
background
Mg.
lelS
8el4
6el4
6el4
2el5
lelS
7el4
lelS
lelS
lelS
Cr 
9el4 
lel6 
2el6 
l€l6 
7el6 
Bel 6 
3el6 
7el5 
lel6 
6el4
Mn
9el4
2el5
7el4
8el4
lelS
lel5
2el5
lelS
lelS
9el4
Fe
2el6
4el6
2el6
2el6
2el6
4el6
4el6
3el6
3el6
2el6
Table 9 Concentration of acceptor impurities measured by SIMS
Sanpie Cr Co n Î ent
parts per million "3atoms cm
LEC A190 
A63M 
A210 
A202 ■
1.25 
not detected 
1.43 
■ 0.49
7.7 X 10^6
8.8 X 10?^
3 X lol*
Monsanto 5.238 1.90, 1.2 X 10^7
HE XK1107 
XK895/1
0.44
1.18
2.7 X lojf 
7.3 X lO^G ,
3 Zone HB Sumitomo IV 
Sumitomo II
4.16
3.05
2.6 X loj^ 
1.9 X icr'
Table 10 Chromium concentration measured by AAS
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For B and Cr, the measured values were well in excess of the background. 
A large variation in the B level was observed, the greatest quantity 
being in A63M. The Cr level was within the error factor of 2 for 
the LEC samples except for A63M which was not intentionally doped 
with Cr but still contained 9 x 10^^ Cr atoms cm In total, A190 
contained the least concentration of shallow impurities whilst 
A63 contained significantly higher levels.
The other materials measured in this work contained more impurities 
than the LEC material. For the Monsanto sample, this was particularly 
evident for the donor species Te, S and Sn. The Monsanto material 
was also grown by the Czochralski technique and in common with 
the other materials contained a high level of boron.
The boat grown materials were found to contain high concentrations 
of Si and S as shown in table 8. In addition, the Sumitomo material 
contained high Te and Sn concentrations.
Chromium was introduced into the crystals during growth to compensate 
the shallow donor impurities and produce the semi insulating GaAs.
From table 9 it can be seen that the Sumitomo samples contained 
the highest Cr level, to compensate the high level of donor impurities. 
In contrast, the HB material contained low levels of Cr relative 
to the donof concentration.
4.3.2 Results of AAS ,
The Cr content of the SI GaAs ingots was analysed independently 
of the SIMS by AAS as described in 3.1.3. The results are shown
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in table 1C|. The measured concentrations were higher than those
obtained by SIMS. For the 3 Zone HB materials, levels of
3 X 10^^ cm  ^were measured as compared to the SIMS value of
7 X 10^^ cm The lowest concentration detected was for XK1107 
16at 2.7 X 10 cm . For this sample, the signal was just above the 
background level and was regarded as the least accurate of the measured 
values.
4.3.3 Results of Ion Implantation
The Hall mobility and carrier concentration profiles were
determined for each of the wafers studied. The profiles are shown
in figs 39a to c. The theoretical distribution of the Se ions
(52)derived from LSS theory is included for comparison. For the
LEC materials, shown in fig 39(a) the peak of the carrier concentration
occurred at 0.14 pm, corresponding to the theoretical projected
range. The highest peak concentrations for these materials was
1 7 - 3
measured to be 2.7 x 10 cm for A190 and A202. For the Monsanto
17 -3
material the lowest value of 2.3 x 10 cm was measured. The
implanted profiles were broader than that predicted by LSS but
showed a similar distribution between ingots, with the exception
16 —3
of A63M, the carrier concentration had dropped to 10 cm- at a 
depth of 0.18 pm as shown in fig 39a. For A63M, this was at the 
slightly greater depth of 0.2 pm.
For the boat grown materials, the profiles showed very poor agreement 
with the LSS distribution, having a considerable tail on the implant
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Fig 39(c) Carrier concentration profiles for HB material
Sample Mgbil^ty 
cm V s"l
LEC A190 4000
A63M 3500
A210 3600
A202 3900
Monsanto 5-238 3000
XK1107
HB XK107 4000
XK895/1 3500
3 Zone HB Sumitomo 2400
IV
Sumitomo 3900
Table II Sheet mobilities for measured samples
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distribution as shown in figs 39 b and c. For the HB sample XK895/1,
17 -3
a peak concentration of 3 x 10 cm was measured which fell to 
10^^ cm  ^at 0.6 pm. Similarly, 3 Zone HB samples II and IV showed 
tails on the implant distribution. The peak carrier level in these 
materials were in excess of the LEC samples.
The magnitude of the sheet mobilities are shown in table 11. The values
showed a considerable variation between ingots. The highest value
2 - 1 - 1
measured was 4000 cm V s for LEC A190 and HB XK1107. In contrast, the
2 *1
lowest values were measured for the Monsanto sample 3000 cm V s
T. “M —1
and Sumitomo IV at 2400 cm V s
4.3.4 Resistance profiles
A region of prime importance in the operation of a MESFET is the
interface between the active layer and the semi insulating substrate.
(35)For VPE grown layers, Fukata has shown that the incorporation 
of a high resistivity buffer layer between the active layer and 
substrate gave improved device performance. Hewitt et al^^^^ have 
further shown that the resistance of the buffer layer had an important 
effect on the noise performance of the device.
For ion implantation, the active layer is embedded in the semi
insulating material and thus the resistance of the material, immediately
behind the implanted layer is of interest. Carrier concentration
15 -3profiles become unreliable at levels below 10 cm and thus provide 
no measure of the resistance behind the profile.
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Au-Ge contacts were alloyed to the implanted layers and the resistances 
between measured profiles are shown in fig 40.
The etch rate was estimated to be 50%. sec The resistance of the wafers
9
was observed to rise rapidly to 10 0 at a distance equivalent to the 
tail of the implant profile. Thus changes in the material resistivity 
appear to be confined to the very near surface and no region of low 
resistance extending deep into the crystal was observed. This corresponds 
to the case of a high resistance buffer layer behind the implanted 
layer, but with the profiles of varying shape.
4.3.5 Thermal Stability
The SI GaAs was assessed for its suitability for localised
implantation by measurement of the resistance after annealing under
identical conditions to the implanted material. The initial resistances
9 8
of Cr doped GaAs was in excess of 10 (1 and 10 ÎÎ for the undoped sample 
A63M.
The resistances after annealing are shown in table 12. Curve tracer 
measurements showed all the contacts to be ohmic. The LEC materials
g
retained a resistance of 10 ÇI after annealing. The Monsanto material 
behaved similarly, but its resistance remained closer to the bulk 
value at 2.5 x 10^0. in contrast, the boat grown samples showed 
some variation. Samples from HB techniques showed resistances 
as low as 10 0.
The criteria for the material stability is that the leakage currents 
between device elements should be several orders of magnitude lower
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Fig 40 Resistance profiles for different ion implanted profiles
Sample
LEC A190 •
A63M
A210
A202
Monsanto 5-238
MB XK895/I
3 Zone Sumitomo IV 
HB
Sumitomo II
Resistance After Annealing 
at 850®C for 30 mins
10? a  
10® fl
10% n 
10® n
2.5 X 10 0
6.7 X 10^ 0
10®
5 X 10 n
Table 12 Resistance of bulk SI GaAs after annealing
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than the device leakage itself. This requires a resistance of
ds t(
(34)
approximately 10^0. This value correspon o the resistance
of a good buffer layer as shown by Hewitt
From these results, it is apparent that the Czochralski grown materials 
would be suitable for localised implantation and the measurements 
correlate with the trends observed in the carrier concentration 
profiles. For the boat grown materials, closer inspection is required.
The largest change in resistance occurred in sample XK895/1 which
also corresponded to the longest tail observed in the carrier concentration
profile.
4.3.6 Summary of assessment results
1. The SIMS analysis has shown high concentrations of donor
impurities, particularly in the boat grown materials. The detection
13 -3
threshold was at 10 atoms cm for some of these impurities.
The detection threshold was high for the acceptor impurities and
most of the elements were at this level. The results have shown,
however, marked differences in the Cr concentration. In particular,
16 "^3
the LEC materials showed Cr concentrations of 1-2 x 10 cm together 
with low donor concentrations whilst the boat grown samples had 
much more variable quantities of both donors and Cr acceptors.
2. The Cr concentrations as measured by atomic absorption spectroscopy 
were in poor agreement with these measured by SIMS.
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3. The characterisation of the electrical properties showed that 
the peak of the implanted profiles were in the same position as 
that predicted by theory but that considerable broadening occurred 
in the boat grown materials.
4. Measurement of the changes in resistance after annealing showed 
that the LEC materials retained their high resistance but that
the boat grown samples showed considerable variation.
4.4 Results of device assessment
4.4.1 Devices fabricated on epitaxial material
The FET fabrication technology described in section 3.3 was developed 
using commercially available GaAs, grown by vapour phase epitaxy.
The material was supplied by Plessey Ltd with an n type layer thickness 
of 0.45 |Jm and a (carrier concentration) of 1.6 x 10^^ cm  ^on a high 
resistivity buffer layer. The fabricated devices (PCI11) had a 
measured gate width of 1.3 pm and a corresponding gate-source 
capacitance of 0.78 pF.
4.4.1.1 DC results
The distributions of and gm are shown in figs 41 (a) to
(c). The mean and standard deviation of the distribution
was calculated to allow comparison of the uniformity with subsequent
device processing. The devices showed a large spread in (a = 22%)
and a correspondingly large variation in (a = 36%). The values 
were observed to increase diagonally across the wafer, indicating in 
increase in the n type layer thickness across the wafer. This was 
further inferred from the small variation in gm (g- = 5.3%) which is
a function of carrier concentration and mobility alone.
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4.4.1.2 Microwave frequency results
The microwave frequency performance of the devices was measured 
at 8 GHz. As a comparison of the quality of the technology, 
devices of similar geometry (GAT4) were purchased from Plessey 
Ltd and measured in the experimental package developed for 
this work. The results of the two-devices are shown in table 13.
The measured S parameters of POlll were compared to these
of the GAT4 data sheet at 8 GHz as shown in table 14. It can
be seen that the magnitude of was greater than for the
POlll device and that a considerable phase difference for
both and was measured. The value of which represented
the gain of the device showed some similarity, the GAT4 value
being slightly higher.
4.4.1.3 Device measurements above 8 GHz
The gain and NPmin of the devices were measured up to a frequency 
of 12 GHz to investigate the upper limit of the package capability.
For measurements above 8 GHz, the gain became erratic with
increasing frequency as shown in fig 42 (a) and (b). At certain
frequencies, the gain was actually enhanced. This behaviour
was attributed to a resonance of the package and to avoid this in subsequent
devices, measurements were restricted to 8 GHz and below.
The POlll devices showed a greater decrease in gain with frequency 
than that of GAT4. Calculation of the cut off frequency f^ 
of the devices showed that this may be attributed to the higher 
gate source capacitance of the PO devices as shown in table 15.
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Device MAG (dB) NF min (dB) Assoc gain dB
+0.5 dB + .25 dB +0.5 dB
poll1-4 8.35 2.83 7.2
GAT4-1 8.6 2.80
. . . .
7.7
Table 13 Comparison of MAG and NFmin at 8 GHz for 
POIII-4 and GAT 4 devices
Device (dB)
angle
(dB)
angle
(dB) 
Mag angle
S _  (dB) 
Mag angle
MSG MAG 
(dB)
POlll.4 -3.21 100 -18.6 8 4.1 -14 -12 -126 11.5 8.32
GAT4 -2.73 -132 -21.9 50 4.3 72 -3.74 -38 13.1
Table 14 Comparison of measured s parameters at 8 GHz 
for POIII-4 and GAT 4 devices
Device gm (mS) Cgs (pf)
poll1-4 38 .78 7.75
gat 4-1 36 ; .51 9.68
Table 15 Derived cut off frequency (F^) for POIII-4 
and GAT 4 devices
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4.4.2 Devices fabricated on ion implanted material
4.4.2.1 Effects of annealing conditions
After Implantation, the GaAs required encapsulation and heat 
treatment to anneal the Implant damage. Sealy^^^^ has reported 
that good activation of the Implanted Ions can be achieved 
In semi”Insulating GaAs by annealing for 30 secs at 900®C 
In the silicon nitride deposition equipment.
A preliminary comparison was undertaken between this method and
the more conventional furnace anneal at 850*C for 30 mlns In terms
of device performance. The In-sltu anneals were performed In the 
University of Surrey’s deposition facility.
The GaAs was Implanted with a selenium Ion dose of 5 x 10^^ cm  ^
at 400 keV. The samples were held at 200°C throughout the 
Implantation. Three material types were used
a. LEC Chromium doped A47,
b. 3 Zone HB - Chromium doped T9 and TIO, and
c. VPE high resistivity buffer layer grown on chromium doped
substrate T6.
Samples A47, TIO and T6 were annealed In situ whilst sample
T9 was annealed by the furnace method. The fabricated devices were
first measured at dc.
4.4.2.2 dc characterisation
After annealing, drain and source ohmic contact patterns were
fabricated on the wafers and the material mesa etched. The
saturation currents were measured at this point to assess
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the uniformity of the implant. The results are shown in
table 16. For the in-situ anneals, A47 showed good uniformity
of I with a standard deviation of 4.6%. T6 and TIO showed 
sat
larger standard deviations. For these two samples, the 
characteristics were observed to increase uniformly across 
the wafer.
The theoretical saturation current was calculated from the 
eqn
I  ^= N d W q v  . 
sat sat
where the symbols have their usual meanings
7 -1
A value of 1 x 10 cm s was assumed for v ,sat
Since N x & = N_,  ^ = implanted dose
Sheet
12 -2
N , = 5 X  10 cm and w - 300 um
Sheet
.*. I = 240 mA 
sat
Thus, the measured value of saturation current was representative 
of the implanted dose. It can be seen that the two Cr doped 
layers had saturation currents corresponding to 75% activation 
of the Implanted dose whilst the buffer layer activation showed 
the higher value of 80%.
In contrast, the furnace annealed sample T9 showed Ig^^ equal 
to full activation. Further, T9 was measured to be highly 
uniform with a standard deviation of 3.7%.
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The dc characteristics of the processed wafers are shown in 
table 17. The large variation of saturation current of TIO caused 
subsequent problems at the gate etching step, resulting in 
a spread of I^gg between 0 and 45 mA on the finished devices.
Thus the device was operating near the tail of the implant.
The transconductance and pinch off voltage were correspondingly 
low.
The gate lengths of T6, were measured to be 1.6 ym, being 
larger than the other devices. These devices, however showed 
the greatest transconductance of the in-situ annealed samples.
The highest transconductance of the chromium doped samples 
was observed in the furnace annealed sample.
4.4.2.3 High frequency performance
The high frequency results, measured at 8 GHz are shown in table 18.
It can be seen that A47 had the lowest noise figure and the highest gain 
of 8.3 dB. The results for A47 were fully comparable to the devices 
fabricated from epitaxial material together with much greater uniformity 
of characteristics. The epitaxial, high resistivity buffer 
layer T6 gave similar results to A47 even with the larger gate 
length. Extrapolation of these results to shorter gate lengths 
suggested that the buffer layer material would have superior performance.
The Sumitomo material TIO, in situ annealed, showed the poorest 
noise figure but with an associated gain only slightly lower 
than the other devices. This performance was greatly improved 
for the furnace annealed sample but inferior to samples A47 
and T6.
Ill
Device
^Sat
cr %
A47 179.6 8.4 4.6
VPE T6 192.8 25.5 13.2
Sumitomo TIO 168 26.5 15.7
T9 240.2 9 3.74 '
Table 16 Uniformity of saturation current before gate 
deposition
0- (%)(%)Device DSS
(11.6)2.8 0.23 (8.2)(8.8) 30.857.9A47
(4.25)0.43 (18) 37.4 1.5963.6 4.02 (6.3)T6
(19.3)(32)(40) 26.416.2TIO
(5.9)(13.5)
Table 17 Uniformity of dc characteristics of 
finished devices
Device Anneal NFmin Assoc Gain MAG
A47 In-situ 2.74 6.5 8.3
T6 in situ 2.78 6.1 7.5
TIO in situ 3.75 6.0 6.0
T9 furnace 2.93 6.4
.
7.9
Table 18 Measured gain and NFmin at 8 GHz for 
different annealing schedules
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Annealing by the in-situ method has been shown to give device 
results equivalent to epitaxial devices but showed poor 
reproducibility of device uniformity. In view of this and 
the poor activation observed, further samples were annealed 
by the furnace method.
4.4.3 Variation of NFmin with gate length
The data in table 18 was for devices with a gate source capacitance 
of 0.85 pF. For sample T9, several devices had smaller gate 
lengths with an associated capacitance of 0.57 pF. The effect 
of this capacitance of NFmin is plotted for two devices in 
fig 43 together with the theoretical predicted noise figure 
for a 1 pm gate length device. The results are plotted for 
frequencies between 4 and 10 GHz. It can be seen that the 
results gave a reasonable agreement with the predicted values.
4.5 Effect of substrate material on device performance 
To investigate the influence of the SI GaAs on device performance and 
to assess the processing reproducibility for logic circuit fabrication, 
devices were fabricated on substrates from different crystal growth 
techniques. Different ingots from a particular technique were also 
used to assess, the reproducibility in crystal growth.
The wafers were implanted and annealed as described in section 3. After 
implantation, drain and source contacts were fabricated and the material 
mesa etched.
113
6 T9 SUMITOMO IV FURNACE ANNEALED 850°C 30 min
5
THEORETICAL NOISE FIGURE
4
CO
u_
C=0*57pf
3
2
1
0
4 5 6 7 8 9 10 11 12
FREQUENCY,GHz
Fig 43 Variation of NFmin with frequency for different 
values of C
gs
114
4.5.1 dc characteristics
4.5.1.1 Saturation current
The saturation currents of the mesa etched devices, prior to channel
etching were measured as described in section 3.5. The mean and
standard deviations of I  ^are shown in table 19 for each of the
sat
ingots. With the exception of A210A, all the wafers showed good 
uniformity, with standard deviations of less than 6.5%. Further, 
these deviations were spread randomly over the wafer rather than 
decreasing uniformly as observed for the in situ annealed wafers. 
Sample A210A showed a poor uniformity,and to check whether 
the result was influenced by the processing technology, a further 
piece, A210B, was fabricated. This sample showed a slightly improved 
standard deviation but still the poorest of the LEG samples 
measured.
Isat gave a measure of the activation of the implanted ions.
The theoretical I  ^was calaculated to be 240 mA. It can be sat
seen from table 19 that for the boat grown material, the measured
value was in excess of the theoretical value and thus greater
than the implanted dose. In contrast, the LEC materials had
I  ^values well below the theoretical. Samples A190 and A63M showed sat
the highest mean corresponding to approximately 90% of
the implant dose. For the other two samples the activation 
was less but still in excess of 80%.
For the Monsanto sample 5-238, the mean I^^^ was 189 mA, 
representing a 78% activation but unlike A210, had a good 
uniformity of characteristics.
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4.5.1.2 Completed devices
After ohmic contacting, the gate patterns were defined in
photoresist and the samples etched through the photoresist to
achieve the required of the completed device. The
wafers were etched to give a final of 90 mA. After gate deposition,
the estimated was 60 mA. This value was determined empirically.
The dc characteristics of the devices are presented below:
a. ^Dss The mean and standard deviation of the distribution 
of for the processed devices is shown in table 19.
After etching and gate deposition, the spread of values 
was much higher than those of the unetched channel.
The measured values of T^gg ranged from 45 to 65 mA, with 
standard deviations between 9 and 22%. For comparison 
of ingot types, the processing statistics of sample T9,
Sumitomo IV are included in table 19.
b. Transconductance The mean values of gm, measured 
for 0.5v gate potentials are shown in table 20. Both 
the 3 Zone HB and LEC materials exhibited a gm of 30 mS 
and above. The highest value measured was for A190, 
being 40 mS and the lowest at 30 mS for A210A. In 
contrast, the HB material XK895/1 had a transconductance 
of 23 mS.
c. Pinch off voltage The mean values of V^, measured
for an I^„„ of 100 ôA are shown in table 20. For the LEC 
DSS /
materials, V^ was below 2.95V with a mean at 2.12V for
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Sample
D-S contacts full device
Mean Ig^^ ^^SAT ^ Mean I^gg cr l^gg cr %
A190 
LEC A63M 
A210A 
A210B 
A202
216 11 5 
213 8 4 
165 21 12.7 
198 19.5 9.8 
204 12 6
59 6.5 11 
65 5.9 9
51.5 10 19.4
44.5 5.4 12
Monsanto 4-238 189 12 6.4 45 9.9 22
HB XK895/1 
XK1107
253 15 6 
244 12 5
56.7 5.3 9.3 
61.2 8.3 - 13.8
3 Zone
HB Sumitomo II 
Sumitomo IV
273 10 4 
240 9 3.7
63.7 6.5 10 
65.5 4.6 7
Table 19 Uniformity of saturation current before and after gate 
deposition for different ion implanted substrates
Sample Mean gm cr % Mean Vp <r %
A190 40 2.7 6.7 2.12 0.23 10.8
LEC A163 33.3 2.1 16.3 2.95 0.23 7.8
A210B 30 6.6 2.2 2.66 0.14 5.3
A202 32 3.3 10.3 2.15 .0.36 16
Monsanto 5-238 30 2.7 9 2.3 0.47 20
HB XK895/1 23 2.9 12 5.24 0.55 10.5
XK1107 31.8 1.8 5.6 3.27 0.5 15
3 Zone HB
Sumitomo II 32.8 2.5 7.5 3.2 0.48 15
Sumitomo IV 34 . 2 6 2.95 - 0.4 13.5
Table 20 Uniformity of g^ and Vp for different ion implanted substrates
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A190, corresponding to the highest gm. The boat grown 
materials, which also exhibited high transconductance, 
had pinch off voltages in excess of 2.95V. In particular, 
XK895/1 required 5.2V to fully deplete the channel.
d. gm vs Vp. As discussed in Section 2, the gain of 
the device is embodied in the transconductance. When 
operated under low noise conditions, the gate is reverse 
biased and thus the behaviour of gm under reverse gate 
bias conditions is of interest. The transconductance 
is plotted as a function of reverse gate voltage for 
the LEC in fig 44 a , measured for O.IV steps in potential, 
The results showed a high gm for small gate potentials 
which dropped off rapidly at -0.5V. An extremely 
high gm (45 mS) was observed for A190 at O.IV steps, 
which remained high until very near pinch off. After 
the initial drop, fig 44a shows'the transconductance to 
have decreased smoothly and then drop off rapidly as 
Vp was approached. This trend was also observed for 
the Monsanto sample as shown in fig 44(b).
The boat grown materials showed a different and varied 
behaviour. Figs 44c and d show the transconductance to 
have decreased more smoothly with gate voltage. Sample 
XK895/1 decreased at the same rate as the other samples 
but then more slowly at a low value (#10 mS) until 
pinch off beyond Vg = -5V.
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4.5.2 DC Analysis
4.5.2.1 Light sensitivity of device characteristics
The devices fabricated in this work were measured using a 
curve tracer, both in light and dark conditions, and their 
characteristics photographed as shown in figs 45 (a) to (d).
It can be seen that the Sumitomo and Monsanto devices showed 
a considerable hysterisis, whilst for the LEC and MCP devices, 
the effect was small.
A further effect, observed under illumination was an increase 
in saturation current and a change in the slope of the characteristics. 
This effect was the greatest in the Sumitomo and Monsanto devices.
The LEC material, A63M which was not intentionally doped with 
chromium showed both minimal hysteresis and change in l^gg under 
illumination.
4.5.2.2 Contact resistance
The resistance of the ohmic contacts are parasitic to the operation
of the device and contribute to the thermal noise of the device.
The contact resistance was measured on test bars fabricated on
the implanted layers using the technique of Macksey as described
in section 2. The measured values are shown in table 21. The
values are quoted for comparison in Q per mm of gate width. Using
Macksey’s data an alloy depth of lOOOA was assumed. Thus, from
eqn (18) the specific contact resistance could be calculated. For
“5 2
the lowest value 1.01 ü/mm, (A63M)^ r^ = 1 x 10 Q cm and for the worst 
value of 1.85 fi/mm, measured for XK895/1, r^ = 3.4 x 10 cm^.
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4.5.2.3 Channel resistance
The channel resistance was measured using the technique described 
in section 3. The values are shown in table 21. The lowest 
resistances were measured for the LEC materials but for A210 
and Monsanto 5-238, the values were higher than for the boat 
grown material. The highest resistance was measured for XK895/1 
at 9.6 n.
From eqn 21, the channel resistance is related to basic geometric 
and material parameters. The geometric values were 
Lg = 1.3 pm 
Z = 300 pm
N and d were estimated from the carrier concentration profiles. The
16 ””3
end of the active layer was assumed to be at 10 cm and the 
amount of material etched prior to gate deposition, taken 
from the processed device data sheets. Thus the channel resistance 
may be expressed in terms of the Njj product. The calculated 
values are shown in table 21. Again, it can be seen that the 
highest values were measured for the LEC samples.
4.5.3 High frequency results
4.5.3.1 Minimum noise figure
The minimum noise figure of the selected devices was measured 
at frequencies between 4.5 and 8 GHz. The values measured 
are shown in table 22 for 4.5 and 8 GHz together with the 
dc bias conditions. The lowest noise performance was measured 
for the devices fabricated from LEC material. In particular.
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Sample R (0) 0
XT— f ”1 "1 -1\Nn (cm V s )
X 10%0
(fi per mm gate width)
LEC A190 3.0 2.92 1.18
A63M 2.65 3.12 1.01
A210 4.0 2.19 1.08
A202 3.3 2.69 1.72
Monsanto 5-238 4.1 2.17 1.01
HE XK895/1 9.6 0.61 1.85
XK1107 3.6 1.79 1.29
3 Zone HB Sumitomo II 3.7 1.56 1.41
Table 21 Measured values of channel and contact resistance for different 
ion implanted substrates
Sample NF min -1-.25 dB dc bias
4.5 GHz 8 GHz Vg ^DSS
A190 1.1 2.19 1.76 5
LEC A163 1.58 2.29 2.21 7.5
A210 1.89 2.57 1.97 5
A202 1.96 2.84 1.23 5
Monsanto 5-238 2.04 2.96 1.47 5
HB XK895/1 2.96 3.64 2.50 10
XK1107 1.93 2.84 1.96 15
3 Zone HB
Sumitomo II 1.77 2.48 1.97 10 -
Table 22 NFmin and dc bias conditions at 8 GHz
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A190 showed the lowest NFmin at 4.5 GHz of 1.1 + 0.25 dB.
All the devices made from LEC material showed NFmin below 
2 dB at 4.5 GHz and 2.8 dB at 8 GHz. For the boat grown materials, 
the noise figures were higher. For the HB material, a NFmin 
of 2.96 + 0.25 dB was recorded at 4.5 GHz.
4.5.3.2 S parameter measurements
The S parameters were measured for the devices between 4.5 
and 8 GHz as described in section 3.6.3. Measurements were 
taken both for zero gate bias conditions and for the bias 
associated with NFmin.
The magnitude and phase data is shown in table 23.
The magnitude of 82 ,^ the gain of the device varied from 9.16 dB 
for the samples measured at 4.5 GHz and were correspondingly 
lower at 8 GHz. The parameters associated with the input 
and output matchings and showed a considerable change
in phase angle between the two frequencies. The magnitude 
and phase of showed a consistent value for all the samples 
measured.
The gain, calculated from the S parameter data is shown in 
table 24. At 4.5 GHz the stability factor k, was less than unity 
and thus the values for MSG only were calculated. An MSG of
14.3 dB was calculated for A190 with an associated gain of
11.8 dB at the minimum noise bias. At 8 GHz, the value of MAG was calculated 
to be 7.7 dB.
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Sample (GHz) ®11Mag
(dB)
angle Mag:^
(dB)
angle ^21Mag
(dB:
angle
 ^ ^22Mag
(dB)
angle
A63M (4.5) —4.8 -149 -19.02 24 9.16 67.15 -5.19 -45°
(8) -5.19 101 -17.77 -3 5.34 -9.8 -11.4 -103°
A190 (4.5) -5.3 -166 -19.2 24 9.36 60 -6.37 -43
(8) -5 90 -11.5 0.40 4.96 -10.7 -12.4 -98
LEC
-40A202 (4.5) -4.3 -158 —18.6 18.5 6.98 64 -5.9
(8) —4.6 103 -18.1 -11.9 3.14 -9.6 -11.5 -93
A210 (4.5) —4.6 -140 -18.5 22 8.11 70.8 —6 -43
-5.7 116 -17.7 —6 4.4 -2.78 -13.5 -107
m—5—238 (4.5) -3.8 -135 -18.4 25 7.6 75 -5.2 -38
(8) -5.4 116 -17.9 —9 4.3 -2.2 L-12.6 -83
XK 1107 (4.5) -3.3 -120 -18.0 27 8.5 80 -5.5 -43
(8) -5.7 130 -17.4 -9.6 5.3 2.7 -12.9 -105
HB
XK 895/1 
(4.5) -3.4 39 -18.6 27 7.1 78 -3.56 -44
((*) -5.2 131 -18 -7 4.3 —1.6
-10 -101
3 Zone HB 
Sumitomo II 
(4.5) -4.3 -141 -18 24 9.1 70 -6.4 —48
(8) -5.3 108 -17.6 -7.4 5.4 -7 -14.6 -113
. . . W 1 , . . - . s .
Table 23 Measured S parameters for devices fabricated from 
different ion implanted substrates
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At 8 GHz, some discrepancy in the measurements was observed.
It can be seen from table 24 that for devices A202, A210 and
Monsanto to 5-238, the gain associated with NFmin was marginally 
higher than that of the device under zero bias conditions.
4.6 Computer simulation of device characteristics
Fabrication of low noise FETs on n type layers without additional contact
layers results in high saturation currents and requires thinning of
the channel beneath the gate as discussed in section 3.4.3. After deposition 
of the gate, the built in voltage of the Schottky barrier will deplete 
further carriers from the channel. Thus it is necessary to understand 
the relationship between saturation current, layer thickness, and built 
in voltage (V^^) of on the pinch off voltage of the final device. We 
consider epitaxial and ion implanted layers separately.
4.6.1 Epitaxial layers
For epitaxial layers with uniform carrier concentration distributions,
(32)
this relationship has been fully calculated by Shur . The saturation 
current is derived from equation (2) to give
I _ = N q v  _ W d   ..23
sat sat
The effect of the built in voltage and applied voltage has been 
calculated from a double integration of Poisson’s equation to give 
the expression in eqn 4. .
Thus the voltage required to fully deplete the channel can
be calculated giving the required relationship between
and Ig^^. Because of the uniform carrier concentration distribution,
Igg^ will diminish linearly with etching and will be identical
for all layer thicknesses.
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4.6.2 Ion implanted layers
For ion implanted layers, the carrier concentration follows a non 
uniform distribution with distance into the GaAs as defined by eqn 7
The model considers only the relationship for the full layer 
thickness and does not account for etching of the layer. 1^^^ will 
be non linear as a function of layer thickness and the effect 
of vary as a function of carrier concentration and thus
as a function of layer thickness.
In this work, a computer program originally written by Grierson^
for calculating the capacitance-voltage relationship for Impatt
diodes has been modified for FET device modelling. The carrier
concentration profile, calculated from eqn 7 was stored in
coordinates of N(cm and x (pm). Using eqn 23 where x varies
from 0 to d, and v _ = 1 x 10^ cm s  ^I _ was calculated for 
sat sat
increments of N and x.
This model considered only the conditions up to velocity 
saturation as for Shockley’s^^^^ GOA and considered the edge of the 
gate depletion region as parallel to the surface.
Using = Nq[, the relationship between
dx c
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+V) and x were determined. Instead of a double integration, 
E(x) was derived from a linear approximation
E(k) = E(k+1) + W.-^ (k) + ^
dx ax 24
2
where k represents the number of steps taken to calculate 
the field .
V(x) was found by integration of E(x) using an IBM subroutine 
DSQF. This evaluated the integral by a combination of Simpson’s 
rule and Newton’s 3/8 rule. The integration was performed in steps 
from the surface from x = d to x = 0 and thus steps could be removed 
to simulate etch steps and rework the effect of
In reality, the carrier concentration profile may differ from 
the LSS prediction depending on the species of ion and percentage 
activation. Further, for deep distributions such as in power FET 
applications, a second implant may be required to increase the 
carrier concentration at the surface. To allow the device model 
to cope with varying and composite carrier distributions, the 
program was further modified such that the characteristics were 
calculated from N and x coordinates taken from the particular 
distribution. These coordinates were then curve fitted by an 
IBM Subroutine DACP. Normal equations were set up to fit the coordinates 
in terms of Chebys^hev polynomials. This was followed by a 
subroutine DASNE which obtained solutions of the equations.
The data was stored as for the LSS calculation and the double 
integration then proceeded as before.
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The computer model has been used to calculate the characteristics of 
an ion implanted FET with an Se ion dose of 5 x 10 cm at an energy 
of 400 keV. Using LSS range data, the relationship between the implanted 
layer thickness and saturation current has been calculated as shown 
in fig 46. The change in current, resulting from removal of material 
from the surface is also shown for etch steps of 1000, 1500 and 
1700A. It can be seen that 1^^^ varies linearly with distance into 
the wafer at the centre of the implanted layer but deviates 
at each end. After etching, this region is decreased, having the non 
linear portion as a more effective part of the layer.
The carrier concentration profiles of the implanted materials were measured 
to be broader than the LSS predicted distribution as shown in figs 39.
To calculate the effects of this broadening the curve, fitting version 
of the program was used. Fig 46 shows the modified I^^^ profile for sample 
A190. The carrier concentration profile gave no measurement of the '
o
carrier distribution within the first lOOOA layer due to the depletion 
by the applied Schottky barrier. In this region, the doping profile 
was assumed to follow the LSS data. From fig 46 it can be seen that 
this gave a good correlation between the total saturation current for 
both models. For the profile of A190, I^^^ was distributed more evenly 
than the LSS prediction and showed less sensitivity to etching.
The relationship between the applied gate voltage and depletion layer 
width is shown in fig 47 for both the LSS data and A190 profile. The 
gate voltage V(x) was derived from x = 0 to x = 0.4 pm, which corresponded 
to the end of the implant profile. At x = 0, V (x) = 0 and thus to
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Sample F
MSG 40.5 dB
= 4.5 GHz 
Assoc gain +0.5 dB
F
MAG +0.5 dB
= 8 GHz 
Ass gain +0.5 dB
LEG A190 14.3 11.8 7.7 7.1
A63 14.1 11.7 8.1 7.7
A210 13.3 10.5 6.4 6.4
A202 13.3 11.1 6.6 6.7
Monsanto 5-238 13.1 11.5 6.5 6.7
HB XK895/1 12.8 9.5 7.0 6.0
XK1107 13.3 10.9 7.5 6.8
3 Zone HB 
Sumitomo II
13.7 11.3 7.3 6.4
Table 24 Gain at 4.5 and 8 GHz
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Fig 46 Current vs layer thickness for ion implanted material
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simulate the effect of V, ., a value of V (x) = 0.75V was chosen. For
bi
the total implant, a gate potential of 9V was predicted to fully deplete
the layer. The peak carrier concentration for this implanted ion dose
17 “3
was predicted by LSS to be 3.6 x 10 cm and since the breakdown voltage
(25)
of the depleted layer is approximately 7V at this level , the device 
would breakdown prior to pinch off.
The program has simulated the removal of material from the surface 
and recalculated the effect of V, . in each case. For an etch step
D 1
of lOOOA, the LSS prediction was V = 2.5V but for the A190 carrier
O
profile V = 4V was predicted. Removal of a further 500A 
P
had the effect of reducing V^ to -2V for A190 but to only 0.5V from the 
LSS data. Further, the LSS data suggested that for an additional etch
O
step of 200A, the material would be fully depleted by the addition 
of the Schottky barrier gate.
The relationship between saturation currents after etching and gate 
deposition and the applied gate voltage is shown in fig 48 together 
with the transfer characteristic of a device fabricated from A190 
material. The curve fit program gave excellent agreement with the 
device characteristics in contrast to the LSS prediction.
As a third alternative the device characteristics were calculated using 
a modified standard deviation ARp to account for the broadening of the 
profile. A value of ^Rp = 0.11 /Zm was chosen as opposed to ARp = 0.0557 /im 
as calculated by LSS statistics. The calculation showed reasonable agreement 
with device results for saturation currents near pinch off but the larger 
ARp gave a lower peak doping level and thus the calculated Ij^ gg applied
gate bias was inaccurate as illustrated in fig 48 (a).
131
3600
0 1500 A
1700 A  REMOVED
FULL IMPLANT1000 A  REMOVED
3000
o<
§
5
S
<
Û 2000
I
X
Û
  400keV<;6=5 x 1 0 ’2 ctTf2 <LS-S)
  400 keV çS =5 X 1Qi2 cm"2 (CURVE FIT)
E
£
&
°  1000
118 •9 -TO•76-5—  4-3- 20 1
GATE VOLTAGE REQUIRED TO DEPLETE IMPLANTED LAYER ,V
Fig 47 Applied gate voltage vs depletion width for successive etch steps
LSS
CURVE FIT 
EXPERIMENTAL
C3
LU
1-
MODIFIED
A  Rp10 - coA 190
-20 1
50
LSS
40
30 CURVE FIT
20
MODIFIED
A R p10
A19C
0
- 20 1
APPLIED GATE VOLTAGE,V^s
(a )
APPLIED GATE VOLTAGE^Vgg
( b  )
Fig 48 Calculated and measured transfer characteristic for A190
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Due to the stepping nature of the program, the transconductance of the 
device could be calculated as a function of gate voltage as shown in 
fig 48 (b). It can be seen that the curve fit program gave the closest fit 
to the measured values of A190.
The devices fabricated in this work were etched prior to deposition 
of the gate. The fabrication details of A190 are shown together with 
the computer calculations using both the LSS and curve fit data in 
table 25. From this data, it can be seen that the drop in saturation 
current, due to effect of the depletion region of the gate was much 
higher, for the calculated devices than for the measured device.
4.7 Summary of device results
1. A comparison of the devices fabricated from epitaxial material 
showed a good agreement between this work and those available commercially.
It was observed that the package may limit the device performance above 8 GHz.
2. Annealing experiments have shown that higher percentage electrical 
activities, determined by measurements of 1^^^, were achieved after post 
implant annealing in a furnace at 850®C for 30 mins and that non-uniformity 
in the device characteristics may result from inaccurate placement
of the sample using the in-situ annealing method.
3. In a study of the influence of substrate material, the uniformity
of the saturation current, Ig^^> prior to deposition of the gate electrode 
varied from a = 4% to cr, = 12%, for the best and worst wafers. This standard 
deviation increased, giving cr = 9% to a = 20% after gate etching and
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Parameter LSS Curve fit A190
Total -1500°A Total -1500*A Total -1500°A
Isat
239 106 243 140 220 90
Ig-t (“A) 
duetto V, ,
Dl
35 87 34 77 28
loss
204 19 209 63 90 62
Vp (-V) 9.1 0.44 11.4 2.04 2.1
Table 25 Calculated and measured fabrication data for A190
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deposition. For identical implantation conditions, Vp varied from 
-2.1V to -2.95V for the LEC materials and-2.95 to-5.3V for the boat grown 
materials. The saturation currents corresponding to these pinch off 
voltages were 45 to 65 mA for the LEC material and 65 to 56 mA in the 
boat grown materials.
4. The devices fabricated from LEC material showed a high transconductance 
which dropped abruptly near the pinch off voltage. In contrast,
some devices fabricated from other materials showed long tails on the 
gm vs Vp profiles.
5. The minimum noise figures ranged from 1.1 to 2.96 dB at 4 GHz with 
an associated gain of 11.8 and 9.5 dB.
6. A good agreement between the calculated and measured device characteristics 
has been observed using data based on experimental carrier concentration 
profiles.
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SECTION 5 DISCUSSION
5.1 Introduction
In this section, the experimental results are discussed and compared wtih 
the findings of other workers. The luminescence bands observed with 
the cathodoluminescence equipment are assigned, where possible, to specific 
impurities, and the limitations of interpretation of such spectra are 
discussed. The results obtained from the assessment of the electrical 
properties of the SI GaAs are discussed in relationship to the impurities 
detected in the materials.
The results of the device assessment are considered in the context of 
the influence of the SI GaAs on their dc and microwave performance and 
also on their uniformity and reproducibility. The results have been compared 
to those published by other workers and to the calculated dc characteristics, 
using a device model.
5.2 Assessment of SI GaAs
In the present work, marked differences were observed in carrier concentration 
profiles and conducting layers were measured on some of the encapsulated 
materials after heat treatment. All the profiles showed a broader carrier 
concentration distribution than that predicted by LSS theory, but for 
the LEC materials, these were all in close agreement and the surface 
of the unimplanted materials remained highly resistive after annealing.
Profile broadening also occurred in the boat grown samples, but in addition, 
higher peak carrier levels were found and the tails of the profiles 
extended deeper into the material. Further, these materials showed 
the greatest variation in surface resistance after annealing. These . 
results show similar variations to these reported by other workers as 
described in Section 2.
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The results of the SIMS analysis, shown in tables 8 and 9 are in agreement
( 2 3 )
with the findings of Fairman
The boat grown materials contained high levels of Si and S which
in the HB material were balanced by small concentrations of Cr. The
(22)out diffusion of Cr, as observed by Huber et al during annealing, would
leave insufficient Cr to compensate the residual and thus
the level of active carriers would exceed the implanted dose.
This trend was observed for all the boat grown material in this work. The 
3 Zone HB materials did not convert to the same extent which could 
be explained by the higher Cr content,thus decreasing the 
Cr:Ng-N^ ratio.
In contrast, the SIMS analysis has shown a much lower impurity content
16 —3
in the LEC materials with a Cr content of approximately 1 x 10 atoms cm . 
The lower impurity content was attributed by the manufacturer to 
the in-situ synthesis of the boric oxide liquid encapsulant. A 
common feature of these materials however was a high boron content 
which came from the encapsulant itself. This is a group III element 
which in a substitutional site, may be electrically neutral. The 
Si impurities detected have been attributed to the quartzware in 
the HB material and from the SiO^ crucible in the LEC growth.
Sulphur also detected in some quantity is an impurity found in 
elemental arsenic.
Sample A63M was grown without the deliberate addition of Cr yet
1 4 - 3
the analysis showed that a level of 9 x 10 cm was present in the material 
This suggested that the crystal puller was contaminated with Cr
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from previous ingot growths. This effect was also observed in 
the other materials. For the HB samples, high levels of Se, relative 
to the others was observed. Discussion with the manufacturers 
has revealed that the same growth apparatus was used for the growth 
of Se doped single crystal GaAs. For the Monsanto and Sumitomo 
materials. Te and Se levels were detected and whilst the growth 
information for these materials was not directly available, both 
Te and Sn doped GaAs wafers were available from these suppliers.
In contrast, in addition to the advantages of in-situ synthesis 
of the LEC growth technique, the crystal puller was used exclusively 
for the growth of high resistivity GaAs.
5.2.1 Cathodoluminescence analysis
The SIMS analysis has revealed differences between boat and LEC
grown materials. However, for elements such as C, 0, Mg, Mn and
Fe, the background level was very high and thus provided little
information. Further, C, Sn and Si are amphoteric (Group IV) elements
and may act as either donors or acceptors. The SIMS analysis gave
no information of either the atomic site of the elements, or whether
they existed as ionized or neutral impurities in the lattice.
Further, the Cr concentrations obtained by atomic absorption spectroscopy
showed widely differing values to those obtained by SIMS although
(21)
the trends could be observed in each case. The work of Kim showed 
agreement between SSMS and SIMS data within 10%, which is much better 
agreement than in this work. Thus the SIMS data should be regarded as 
showing trends rather than giving quantitative measurements. The analysis, 
whilst valuable, was expensive, destructive and was not commercially
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available in the UK. Cathodoluminescence measurements were used 
to gain a further insight into the energy levels associated with 
the SI GaAs and to assess its potential as a non destructive technique 
for evaluating material.
The photoluminescence measurements described in section 2 have 
been used to identify the energy levels associated with single 
crystal GaAs and to study the effects of heat treatment and diffusion 
of Impurity atoms on the GaAs. Some of the transitions observed 
have been assigned to specific impurities, based on studies of 
the thermal behaviour and their phonon spectra. Other studies 
however have been carried out in isolation and only the principal 
dopant has been considered responsible for the observed luminescence. 
Thus some ambiguity exists in the assignment of specific impurities 
to observed behaviour.
5.3 Assignment of transitions
5.3.1 Near band edge transitions
5.3.1.1 Band I The luminescence band I observed at 83K was 
resolved into separate bands (la and Ib) at lower temperatures. 
Eagles^^^^ has assigned band la (1.51 eV) to transitions between 
a donor level and the valence band, considering the energy
levels of the donor impurities to follow a hydrogen like behaviour. 
Indentification of- donor impurities is difficult due to their 
low binding energy and low chemical shift between species.
The SIMS analysis has detected the presence of at least four 
donor impurities and thus band la must be interpreted as signifying 
the presence rather than species of donor impurities.
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Photoluminescence has been more readily applied to acceptor 
identification since the binding energies of typical shallow 
acceptors are five times greater than these of donors and 
the chemical shifts larger. Ashen^^^^ et al have associated 
band Ib with transitions between donor and acceptor levels, 
based upon a systematic photoluminescent study of acceptors 
in high purity VPE and LPE GaAs. Specific impurities were 
identified by measurement of their phonon spectra at temperatures 
as low as 2K. A survey of the assignment of impurities in 
materials from different laboratories using this method is 
shown in fig 49. In the present work, bands were resolved 
with peaks between 1.480 and 1.49 eV. The measurement temperature 
ranged from 38 to 5OK and the peak positions were uncorrected 
for shifts due to the energy distribution in the conduction 
band which would move the peaks to a higher position by i kT.
This corresponds to a shift of 1.6 meV at 38K and is within 
the experimental limits of the measurements. Calculation 
of the energy difference between the band edge showed that 
the peak was approximately 27 meV from the band edge. This 
corresponds to the binding energy observed for C by Ashen^^^^ 
at 26 meV,although Mg and Zn lie very close at 28 and 28.5 meV.
The SIMS analysis gave little information for the concentration 
of these elements since the values quoted were at the 
background level. Fig 49 also shows that Si, which is amphoteric can 
act as an acceptor at a level close to that of C. The doping 
potential of an element is determined by the availability of Ga and 
As sites during growth. Ashen has shown that for both LPE and VPE
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Fig 49 Assignment of impurities in GaAs from different laboratories
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GaAs, an imbalance in the equilibrium condition can lead to Si as
3
a substitutional acceptor. For VPE GaAs. Sina could be 1.6 x 10
A^S
compared to a value of 0.25 for LPE growth at 750°C. Thus self compensation 
between Si donors and acceptors is possible, but with Si^^ always 
as the majority carrier.
In this work, the boat grown samples had large half widths for both 
bands la and Ib, which spread over an energy range down to 1.46 eV 
and thus may have contained Si^g as well as C or Zn and Mg. For the 
LEC materials, the peaks were well resolved and differences between 
their relative heights observed. In particular, A63M showed minimal 
presence of band la but a sharp,fully resolved acceptor peak. This 
sample was shown to contain high levels of Si and C relative to the 
other LEC materials. The analysis also showed minimal Cr content in 
the sample and thus suggested that for the "undoped" material, its 
semi-insulating properties were 'achieved by compensation between shallow 
impurities.
5.3.1.2 Band III In samples A63M and A190, a small sharp peak
band III was just resolved at 38K at energies of 1.45 and 
1.46 eV respectively. These peaks were at a level 36 meV below 
band Ib and thus were interpreted as the LO phonon replica 
of the transition. The difference of. 10 meV between the two 
samples could not be accounted for in terms of experimental 
error and suggested that the principal acceptor impurity may 
be different in the two samples.
Birey and Sites^^^^ have observed that both the bands la and
Ib increased in width with increasing carrier concentration.
In the present work, the two bands were distinctly resolved
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with only a small overlap at 38K for the LEC materials but
were much broader and overlapped considerably for most of
the boat grown samples. This implies a higher concentration
of shallow impurities, which may be useful for selection of
low impurity content ingots,but Ashen has observed that for
16 ““3
carrier levels in excess of 10 cm , peak positions became 
unreliable pointers to element identification due to dielectric 
screening effects.
5.3.1.3 Band IV
The Monsanto material was observed to have band I at a lower 
energy together with a large half width when measured at 83K.
The variation in peak position with temperature showed 
an impurity level of 0.090 + .008 eV and its regular behaviour
with temperature implied a simple acceptor impurity but with 
a higher binding energy than the band Ib impurities. At the 
lower temperature, the band was resolved into bands la and
(8)
Ib together with a further band at 1.38 eV (band IV). Zucca 
has identified a peak at 1.39 eV at 77K after furnace annealing 
SI GaAs at 775°C and attributed it to Mn. This peak was further 
resolved into a main transition at 1.409 eV at 25K in agreement 
with Ilegems^^^^ who measured an identical peak at 2K in Mn doped 
GaAs.
A similar band was observed at 1.41 eV in A210, when measured
at 38K,but was not detected at higher temperatures and did
not follow the behaviour of the Monsanto material. Lum and
Wieder^^^^ have observed a band at 1.413 eV after furnace annealing
SI GaAs at 900°C for 1 hr. The band was attributed to a
C -V^ complex, the V being generated during annealing.
As Ga Ga
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/ Q\
Zucca attributed the presence Mn to contamination by an outside 
source ie stainless steel but the presence of band IV in the 
bulk material suggests that in some materials it exists in 
significant detectable quantities and may diffuse to 
the surface from within after heat treatment.
5.3.1.4 Band VI
Luminescence bands have been observed at energies between 1.35 
and 1.37 eV in both SI and n type GaAs as discussed in section
2. These bands were not detected in the as grown material 
but resulted from heat treatment experiments with and without 
encapsulants to protect the surface. These levels have been 
associated with the thermal conversion of the material.
The 1.36 eV level measured by Birey and Sites^^^^ at 2OK was 
attributed to a complex defect involving Si and Vg^* The lower energy 
bands occupied levels as 36 meV apart and thus were assumed 
to be the LG phonon replicas of the 1.36 eV band. Lum and 
Wieder^^^^ also observed these bands after heat treatment of 
Si doped GaAs in a furnace. Further, an identical spectrum 
was obtained from the back surface of the sample which was 
in contact with the quartz boat. These peaks were surface 
related and were removed with etching. Chiang and Pearson^ 
argued that such quartz boats could 5e contaminated with Cu 
which was responsible for a band at 1.37 eV. This band 
was absent when pure spectrosil quartz boats were used.
Further experiments by Chiang showed that the 1.36 eV band
was not detected after annealing the GaAs in contact with
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Ga to reduce the generation of at the surface. Thus the 
association of an acceptor impurity with was shown to be 
involved in this band. N o r r i s ^ h a s  observed band II at 
1.36 eV after diffusing Cu into GaAs. The temperature dependence 
of the band showed its intensity to be rapidly quenched above 
80K. An activation energy calculated to be 0.1 eV showed 
the impurity - complex to be weaky bound.
In the present work, several bands were observed in the region 
of 1.36 eV. In the boat grown materials, band II was resolved 
into a peak at 1.35 eV with the lower bands spaced at approximately 
36 meV as shown in fig 36. Thus band II was interpreted as 
being a transition at 1.35 eV with two LO phonon replicas.
These bands were observed in the bulk material and were not 
surface related. The wafers were etched to remove polishing 
damage prior to implantation and the portions retained for 
luminescence studies were further etched. Sample XK895/1 
was found to show the most intense band. The temperature 
dependence, showed similar behaviour to the work of N o r r i s ^ F r o m  
the measurements taken for this sample, an activation energy 
of less than 0.2 eV was calculated, suggesting the presence of 
a similar impurity - complex to that observed by Norris.
The detection of band II in this work implies the presence
of a certain acceptor impurity, ie Cu or possibly Si^^ in the
( 8 )
bulk material. This may explain the observations of Zucca 
who detected the presence of band II after annealing under
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a Sl.N encapsulant but measured n type conductivity of the 
3 4
surface. The out-diffusion of gallium through the cap and
the subsequent complexing of and an acceptor impurity would
cause band II luminescence but the redistribution of Cr and decompensation
of Siç^ would cause the n type conductivity observed.
The samples containing high levels of Si were subsequently found 
to show a long tail on the implanted carrier concentration 
profiles which has been associated with the diffusion of Cr 
to the surface during annealing. In the boat grown materials 
the presence and intensity of band II varied proportionally with the 
extent of the doping tail. The presence of in the bulk 
material allows the possibility of an enhanced Cr diffusion 
rate, giving greater decompensation in these materials.
Vasudev and Evans^^^^ have suggested the presence of a high concentration 
of native defects to explain differences in the measured Cr 
accumulation at the surface of SI GaAs after annealing. These 
defects were assumed to getter the Cr from the bulk to the 
surface and were further assumed to be created at the surface 
during heat treatment. The results in this work reveal the 
presence of native defects in the bulk material and thus may 
be an additional factor in the Cr redistribution.
5.3.2 Deep level luminescence
5.3.2.1 Band V
This band has been observed by many workers and has been 
assigned to the presence of Cr. The early work of Peka^^^^ has 
shown a correlation between the intensity of this band and the 
concentration of Cr. The intensity of band V for the samples measured in
146
this work are plotted for N(Cr) for both SIMS and AA in fig 50. 
Differing concentrations were estimated from the two techniques, 
the AA values being higher. Fig 50 shows a definite trend 
but the scatter in values makes this an unreliable technique 
for Cr assessment.
In the boat grown samples, a broad shoulder was observed on 
band V, at 0.75 eV (band VI). A band was observed in boat 
grown oxygen doped SI GaAs at this energy as shown in fig 51 
and thus band VI observed for these samples may be associated 
with the presence of oxygen.
5.3.2.2 Band VII
The broad bands observed in the region of 0.62 eV have been
identified as being due to the presence of oxygen by
Won This band was most evident in the LEG samples.
At 38K, band VII was observed to split into three smaller 
bands. The reason for this is not fully understood. The experiments 
of Won Yu at 4.2K observed the band at 0.62 eV but which rose 
to 0.68 eV at 40K. No observation of multiple bands was made 
in this region or the presence of band VI. To observe the bands 
in this work the equipment and detector were operated at their 
limit and thus further improvements would be necessary to resolve 
the problem further.
Won Yu^^^^ has measured the temperature dependence of the band 
emission and deduced that the centre responsible was not likely 
to be a simple substitutional centre. A further observation
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was that the Cr emission intensity was found to change drastically 
with the relative concentration of Cr and 0. In this work, 
variations in the intensity of band V|| was observed which would 
further limit the measurement of band V to determine the chromium 
concentration.
Oxygen is known to produce high resistivity GaAs and thus 
its presence in the bulk material in detectable quantities 
may be of importance in the compensation of the material and 
its stability during heat treatment.
5.3.3 Effect of annealing on deep level luminscence 
The redistribution of Cr during annealing has been discussed in 
section 2. The spectrum of A210 after annealing under the conditions 
for ion implantation showed band V to have diminished in intensity, 
relative to other bands, consistent with the diffusion of Cr 
to the surface. The previously low intensity bands VII and VIII 
were greatly enhanced and the band at 0.75 eV subsequently observed 
at 0.7 eV. The relative increase in band VII intensity suggested 
that the oxygen was stable during annealing and may contribute 
to the thermal stability of the material.
Band VIII has been observed together with band V in Cr doped GaAs 
and has been assigned, by consideration of the phonon structures,
o, (19)
as being the Cr state of the same Cr centre . The fact that this 
band was still evident in the same relative intensity as band VII 
but that the 0.8 eV band had decreased is of interest. SIMS analysis
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has shown the LEG material to contain high levels of Fe,. There
have been few experimental results to establish the energy level of Fe,
but Haisty and C r o n i n ^ h a v e  measured a level of 0.52 eV for Fe
in GaAs based on Hall effect data as a function of temperature. Thus
3+
the presence of Fe near the Cr band may complicate the luminescence spectra. 
The presence of Fe in significant quantities would also contribute 
to the semi insulating properties of the GaAs.
5.4 Correlation of material and electrical properties
5.4.1 Mobility
The electron mobility in GaAs is limited by scattering from acoustic
(25)
and optical phonons and from ionized impurity centres • The mobility 
thus decreases with an increase in ionized impurity concentration.
In this work, high levels of shallow impurity levels were detected 
by SIMS in the Monsanto and boat grown materials. In contrast, 
the LEG materials contained lower levels. This was also deduced 
from the cathodoluminescence measurements. The near band edge 
transitions were sharp and spatially resolved in the LEG materials 
whilst the others were mostly broad and overlapped. Similarly, 
high levels of Cr were detected in the 3 Zone HB and Monsanto materials 
which was also in agreement with the luminescence data.
This data correlates with the measured electron mobilities of the
ion implanted samples. The LEG materials showed mobilities of 
2 - 1 - 1
4000 cm V s whilst the boat grown samples with high impurity
contents were much lower. The exception of the boat grown materials
was sample XK895/1 which showed both low luminescence intensity for Cr
together with well resolved near band edge peaks. For this sample
2 -1 -1
the mobility was measured to be 4100 cm V s .
150
Variations in mobility between the LEG ingots could also be explained by 
consideration of the deep level luminescence data. The highest 
mobility in these materials occurred in A63M which contained the 
least Cr. Samples A190 and A202, which contained very similar 
Cr levels showed widely differing oxygen level emissions at 0.62 eV 
which may also affect the mobility.
5.4.2 Thermal Stability
The changes in resistivity of SI GaAs have been associated with
the redistribution of Cr during annealing and the concentration
of shallow donor impurities. The preceding analysis has shown
that the materials with high ratios of N (Cr) to N^-N^ show tails
on the implanted carrier concentration profiles. îfeasurements
of the resistance of the material, before and after annealing,showed
some variation. The lowest resistance measured after annealing 
3
was 10 0, corresponding to a carrier concentration which is insufficient
to influence the implanted profile. Further, sample XK1107 retained its
high resistance after annealing yet showed both high activation and
a tail on the implant profile. A further change in resistance in
(23)
implanted material has been attributed to the gettering of Cr
by the implant damage causing extra decompensation and thus simple annealing
may be insufficient to qualify the material. C h a n d r a ^ h a s  also
shown that surface states in GaAs can cause a surface depletion
and thus shallow conducting layers may be fully depleted, giving a
false indication of the material stability.
Cathodoluminescence measurements have revealed a luminescence band 
at 1.35 eV which may be associated with the presence of native 
defects, and possibly Si. This band was most evident for the materials 
which were the least thermally stable and thus may prove useful for 
ingot selection.
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5.4.3 Summary
1. The radiative transitions have been assigned to specific impurities 
where possible but the measurement temperature and concentration broadening 
of the bands due to the presence of high concentrations of impurities 
have limited the accuracy. Assignments by previous workers has shown
some ambiguity in the acceptor impurities involved.
2. The presence of a deep acceptor at 1.45 eV was detected in A210 
and Monsanto 5-238 which may account for the lower activations observed 
in these materials.
3. A complex of and . an acceptor Si or Cu has been detected, 
particularly in the boat grown materials.
The presence of in the bulk material may be an additional factor 
in the Cr redistribution during annealing.
4. The mid gap acceptors have been assigned as Cr, 0, and possibly
Fe. Oxygen is significant in the LEC materials.
5. Resolution of the donor and acceptor bands at 38K has revealed 
that the semi-insulating properties of the undoped material may be due 
to compensation by shallow donor and acceptor levels.
6. Electrical assessment has shown that thermal stability tests are
insufficient to select material, the surface resistance may be dominated
by surface depletion.
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5.5 Discussion of device results
5.5.1 Influence of the material on device performance
5.5.1.1 Saturation current
Measurement of the saturation current 1^^% of the devices fabricated 
on the different materials has shown a wide range of activations 
of the implanted ions which corresponded to the concentration of donor 
impurities and the concentration of Cr used to compensate these 
impurities.
Even after the Cr redistribution during the annealing, the
levels of impurities in the LEC samples was insufficient to
contribute to the implanted ions, thus the activation remained
less than, but close to, the theoretical value. In the Monsanto
material,a low current was measured even though the SIMS analysis showed
a high impurity level. This may have been due to the presence
of a deep acceptor identified by cathodoluminescence experiments
at 0.09 + 0.008 eV from the band edge. Similarly A210, which
showed the lowest I of these materials also contained a deep
sat
acceptor impurity at 1.41 eV. The reason for the inferior 
uniformity of characteristics for A210 is not at present understood. 
Further measurements by cathodoluminescence at points over - 
a whole wafer may reveal more information.
5.5.1.2 Device characteristics
The results in section 4.5 have shown that the tail of the 
carrier concentration profile was influenced by the Cr redistribution 
during annealing. The tail of the profile manifested itself in 
terms of pinch off voltage in the fabricated devices, the materials
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with the greatest tails showing the greatest pinch off voltage.
It can be seen from table 20 that for identical implantation and 
annealing, Vp of the fabricated devices varied from -2.12 to 
-5.2v for a difference in I^gg only 2 mA.
Fig 44 a-d show that the highest transconductance was measured 
for the LEC materials. This corresponded to the purest material 
which had both good activation and high mobility of the implanted 
ions. Further, in contrast to the boat grown materials, these 
materials showed a high transconductance with increasing gate 
voltage, followed by an abrupt drop corresponding to the tail 
of the implant. The loopiness of the device characteristics 
when displayed on a curve tracer has been reported by many 
w o r k e r s ^ a n d  attributed to the presence of carrier traps in 
the material. The characteristics observed in this work,figs 45 
a to d, correlate directly with the concentration of Cr in the 
material. The largest effect was observed for the Sumitomo 
and Monsanto materials which contained the most Cr. In contrast, 
the lower Cr materials showed a reduced effect. For A63M, 
minimal loopiness or increase in I^gg was observed. The increase 
in Ijjgg under illumination may thus be explained in terms 
of the emptying of Cr trapping centres, contributing extra 
carriers to the channel current.
5.5.1.3 High frequency performance
The minimum noise figure of the FET has been calculated in 
terras of material and geometric parameters in section 2.
From the data, it can be seen that the most significant influence
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on the noise figure is from the fitting factor K which is
an empirically determined measure of the material quality.
Hewitt^^^) has shown that the noise figure is dependent on the
quality of the active layer interface and the buffer isolation
resistance in the epitaxial material. The resistance profiles
in fig 42 show that the resistance of the substrate returned
9
rapidly to its bulk value of 10 9. at the end of the implant 
tail. This was evident even for the boat grown materials.
Thus the ion implanted devices may be likened to epitaxial 
devices having high resistance buffer layers but variable 
quality interfaces.
The noise analysis described in section 2 has shown that noise 
is generated in FETs by primary sources due to the resistive 
channel, diffusion noise in the current saturation region 
and secondary sources due to contact resistance and 
capacitative coupling between the gate and channel. In this 
work, the gate metal thickness was based on Hewitts data^^^^ 
to minimise the capacitative contribution. The measurements 
of contact resistance also showed that their contribution was low 
in comparison to the material itself.
In a detailed study of the noise behaviour in FETs fabricated 
from epitaxial material,and based on the noise analysis used 
in section 2, Tsironis^^^^ has shown that defects in the material 
can add to the noise temperature of the electrons in the channel and 
to the white noise spectrum of the device. Further, the noise
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in the channel was found to be reduced by the inclusion of a
buffer layer. Measurements on experimental devices have also
shown that the transconductance was improved near the interface
by the presence of a buffer layer and resulted in a lower noise
coefficient. This coefficient has been described by kr, kc
(34)and ks in appendix I. Hewitt has related these coefficients 
to the fitting factor k and thus the lowest value of k corresponds 
to the highest transconductance at the interface and the least 
white noise contribution. In the present work, the 
transconductance profiles are in agreement with this. The lowest 
noise figure of 1.1 dB at 4.5 GHz was measured for the LEC sample 
A190 and corresponded to the highest measured transconductance 
at the NFmin gate bias. Conversely, the poorest noise figure 
of 3 dB. at 4.5 GHz for the HB sample- XK895/1 corresponded to the 
lowest transconductance at the NFmin gate bias.
The cathodoluminescence measurements described in section 
3 have shown the presence of stoichiometric imbalance, particularly 
in the boat grown materials. Thus the white noise 
may be higher for these devices. LEC A190, which showed the 
lowest noise figure revealed no complexes and corresponded 
to the lowest noise figure reported for both ion implanted 
devices with 1.3 yim gatelengths^^^^ and devices fabricated on 
epitaxial layers without contact layers^^^^.
The S parameter results of the epitaxial devices have shown 
good agreement for the and S^2 parameters which are related
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to the gain of the device but the and measurements suggests 
that the input and output parameters were influenced by the 
experimental package. Thus the calculated values of MAG in 
this work may be lower than these reported by H i g g i n s ^ a n d  
others for ion implanted devices.
The magnitude of shown in table 13 ranged from 5.4 dB to
3.14 dB for device A202. For the remaining devices, jSg^l 
was above 4.3 dB and thus equivalent to the values measured 
on epitaxial devices in the same package.
Zucca^^^ has shown that the thermal stability of the SI GaAs 
during epitaxial growth could be correlated with the output 
resistance as shown in fig 17. In this work no such correlation 
was observed. In fact, remained essentially invariant
for all the devices measured.
Although the calculated gain may have been lower than the
values reported by other workers, the gain associated with
the minimum noise figure was in good agreement with the results 
(62)of Butlin on equivalent GAT4 devices. For these devices, 
NFmin at 8 GHz was measured to be 2.2 dB with an associated 
gain of 5 dB. In the present work, NFmin varied from the lowest 
value of 2.2 dB to the highest at 3.64 dB at 8 GHz but in all 
these devices, the associated gain was in excess of 6 dB as 
shown in table 24.
From these results, it was concluded that the microwave gain 
of the devices was limited by the package rather than by the
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material itself and from the \ ^ 2 V  associated gain measurements
the devices made or ion implanted material were fully equivalent 
to those fabricated from epitaxial material.
5.5.2 Material parameters
The magnitude of is determined by the transconductance 
of the device and is related to both the mobility and carrier concentration
of the device channel material. Similarly, the noise performance
of the device is related to the resistance of the channel.
The device and material parameters are related by eqn 21. Butlin
has shown a correlation between these parameters, expressed in
terms of a product. The values of N]T measured in this work
are shown in table 21. The factor 77 in eqn 20 is derived for depletion
widths in uniformly doped material and thus is not strictly accurate
for ion implanted layers. The device modelling in section 4 suggests
however that the current distribution is uniform in the region under the gate
and thus Tj may be used to drive an approximate values of Np .
It can be seen that the LEC materials exhibited the highest
N fT product, corresponding to the highest transconductance
and lowest noise figure although there was variation between
the LEG ingots. The boat grown samples had extra carriers due to
the decompensation of impurities by the Cr outdiffusion during annealing.
However, this was counterbalanced by a lower electron mobility
measured for the boat grown materials. Sample XK895/1 showed a
high mobility and carrier concentration from the electrical assessment
data but after fabrication, the device was operating in the tail
region of the implant where the carrier concentration and possibly
mobility were lower. Butlin has calculated NfJ values of
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2.7 X 10^^ cm”  ^v”  ^ for low noise devices and 1.97 x 10^^ cm  ^
—1 —1V s  for devices with a higher noise figure. In the present
work, the device with the lowest noise figure corresponded
20 -1 -1 -1
to an Np” product of 2.92 x 10 cm V s . This value fell to
I Q  _ i  - 1
6.1 X  10 cm V s for the worst device. The values obtained
by Butlin were for devices fabricated on epitaxial material.
In such materials, electron mobilities in excess of 
2 - 1 - 1
4500 cm V s have been measured, due to the very low impurity
level in the material. The mobility values measured in this
work were inferior to such values and thus the noise figure 
of ion implanted devices may be improved further with the 
reduction of the impurity levels in the SI GaAs.
5.6 Influence of technology on device characteristics
5.6.1 Post implant annealing
The devices fabricated in this work have been based on data from
Hewitts noise equation and device dimensions, chosen to give power
gain in the GHz frequency range. The influence of the material on
device performance, shown in the previous section has used standard
implant and annealing conditions. The device results using in
situ annealing have shown that the annealing schedule also has
an influence on the activation and uniformity of the implanted
ions. The highest saturation current, measured after this anneal
corresponded to the high purity buffer material T6. Whilst the
lowest corresponded to that of Sumitomo TIO. Analysis has shown
that the value of I correlates with the chromium concentration.
sat'
Annealing of T9 at 850°C for 30 mins was shown to give a larger
Ig^^ but the subsequent analysis has shown that this material contained
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high concentration of donor impurities which could become electrically
active during annealing. The analysis has also shown that variations
in I  ^occur even for low Cr materials which correlates with the sat
presence of other deep acceptors, possibly Mn. Thus the in situ 
annealed samples may have been well activated but with minimal 
thermal conversion. The device results for the low Cr material 
showed good agreement with those fabricated a epitaxial material.
For reproducible device fabrication,only small variations in 1^^^ are 
tolerable and thus with the presently available material, this restricts 
the selection of material to within a certain narrow specification.
5.6.2 Uniformity
From table 18, it can be seen that the uniformity of wafer T9 was
improved for the furnace annealing schedule. The poorer distribution
of Ir»co TIO may be associated with its placement on the strip 
Dob
heater, but the high Cr content and its distribution in the material 
should also be considered. The anneal time of 30 secs may be insufficient 
to allow much Cr redistribution which may give more uniform activation.
The data in table 17 shows that the furnace annealed samples gave
device characteristics with standard deviation below 6% prior to
deposition of the gate. It can be seen that after this stage some
of this uniformity was lost. Variations in gate length may account
for some of this but the wet etching process becomes very suspect.
The devices were etched to give a final current of 90 mA. This
proved difficult to reproduce within 10 mA and resulted in I^_o
DoS
values from 45 to 65.mA. For the best case, uniformities comparable
(41)to non etched devices were achieved.
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Device ^DSS (T (%)
gmcr(%) Vp cr (%)
Higgins^^l)
(Rockwell)
84.7 9.4 25.4 13.7 3.78 47.5
A202 44.5 12 32 10 2.1 16
Table 26 Comparison of de device characteristics 
For logic current operation, which relies on many interdependent 
transistor operations, a high degree of device uniformity is essential. 
Further, pinch off voltages in the order of 1.5v are required and 
thus the implanted layer would require still further etching.
The device simulation (section 4) has shown good agreement with 
the devices fabricated in this work. The etching curves show that
for low Vp, the device is working beyond the peak of the implant and
the advantages of high transconductance are lost.
The program has been used to determine the optimum energy and implant 
dose to eliminate wet etching and still give a high transconductance.
Table 27 shows the calculated characteristics based on the LSS data 
together with those calculated from real implant profiles'. For 
an energy of 400 keV, a reduction in ion dose will reduce Vp but 
also gm. The data also shows that the broader profiles, obtained 
after furnace annealing increase both Vp and Deviations of
the profile from LSS make device modelling difficult to achieve.
The calculation, based on a modified standard deviation ARp
failed to account accurately enough for the peak doping level. Thus
the best correlation still requires data taken from actual implant profiles
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Table 28 shows the characteristics,based on LSS data,for constant 
doses but with reducing energies. The lower energy reduces both 
Vp and This is achieved by the non linear relationship between
depletion layer width and doping level and the invariance of V^ j, 
due to band bending at the GaAs s u r f a c e ^ T h e  penalty for lo; 
the implant energy is an unacceptably high peak doping level.
For FET fabrication, without wet etching, implantation of an ion 
1 2 - 2dose of 3 X 10 cm at 300 keV would give suitable characteristics.
12 - 2
For logic circuits, requiring a lower Vp, 200 keV at 2 x 10 cm
would give an acceptable Vp and still retain a high transconductance.
The calculation also suggests that enhancement mode operation is
12 -2
achievable with ion implantation since 150 keV at 1 x 10 cm would 
give a pinched off device after gate deposition.
5.6.3 Limitations of the calculations
The computer simulation has calculated the relationship between
I^Ss> Vp and gm as a function of distance into the layer only. The
value of I is defined from eqn 23 using a value for the saturated 
sat
drift velocity. Operation beyond velocity saturation was not considered.
Further, 1^^^ and depletion layer width are derived at one point
only: variations in potential and dimensions along the channel
were not considered. In common with other models, a value for
(61)
the built in voltage was assumed, typically 0.75v. Chandra has 
shown that carrier depletion can occur at free surfaces, due to 
band bending,which pins V^^ t o  Or 0.6v. Due to the stepping nature 
of the program,in which the integration is taken from the surface, 
the effect of variations in V^^ could be considered directly from 
the print out format as shown in table 29.
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Ion 
dose 
(cm )
5x10^2 124x10^^ 3x10^2 2x10^2 1x10^^
ÎEII)
198 158 111 64 25
(BB)
239 189 140 70 -
Vp
(LSS)
9.2 7 5 . 3.1 1.1
Vp
(exp)
12.7 10.5 6.5 4.1
(ÎSS)
32 • 32 26 27 23
(exp)
32 33 40 26.6 -
Table 27 Device characteristics determined from theoretical and measured 
carrier concentrations
Energy
(kev)
Ion Dose 
(cm“2)
Peak Carrier 
cone (cm” )^ (Si5
400 3 X 10l2 2.1 X 10^^ 111 5
300 3 X 10^2 2.7 X 10l7 98 3.5
200 3 X 10^^ 3.8 X 10^^ 93 2.3
150 3 X 10^2 4.8 X 10^^ 83 1.5
400 2 X 10^2 1.4 X 10^7 64 3.1
350 2 X 10^2 1.56 X  10^^ 62 2.7
200 2 X 10^2 2.5 X 10^7 50 1.3 •
400 1 X 10^2 7 X  lO^G 25 1.1
200 1 X 10^2 1.2 X 10^7 10 0.3
150 1 X 10^2 1.6 X  10^7 0.85 0.05
Table 28 Device characteristics of MESFET with 300 ym gate width 
(LSS range data).
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Gate 
voltage 
(inc Vbi)
I/C' Dist
from
surface
microns)
Carrier 
conco 
(cm ) 5^
0.0 0.0 0.0 0.252D+18 0.0 0.0
0.018 0.813D+12 0.010 0.247D+18 0.121D+02 0.1210+02
0.071 0.325D+13 0.020 0.240D+18 0.240D+02 0.1190+02
0.156 0.732D+13 0.030 0.231D+18 0.355D+02 0.1150+02
0.270 0.130D+14 0.040 0.220D+18 0.466D+02 0.1110+02
0.409 0.203D+14 0.050 0.209D+18 0.572D+02 0.1060+02
0.569 0.293D+14 0.060 0.196D+18 0.672D+02 0.1000+02
0.747 0.398D+14 0.070 0.182D+18 0.766D+02 0.9410+01
0.937 0.520D+14 0.080 0.169D+18 0.854D+02 0.8760+01
1.135 0.659D+14 0.090 0.154D+18 0.935D+02 0.8100+01
1.337 0.813D+14 0.100 0.140D+18 0.1010+03 0.7420+01
1.538 0.984D+14 0.110 0.126D+18 0.1080+03 0.6740+01
1.736 0.117D+15 0.120 0.112D+18 0.1140+03 0.6060+01
1.925 0.137D+15 0.130 0.978D+17 0.1190+03 0.5380+01
2.102 0.159D+15 0,140 0.840D+17 0.1240+03 0.4700+01
2.264 0.183D+15 0.150 0.706D+17 0.1280+03 0.4040+01
2.407 0.208D+15 0.160 0.576D+17 0.1310+03 0.3390+01
2.530 0.235D+15 0.170 0.452D+17 0.1340+03 0.2770+01
2.629 0.263D+15 0.180 0.336D+17 0.1360+03 0.2170+01
2.705 0.294D+15 0.190 0.232D+17 0.1380+03 0.1620+01
2.757 0.325D+15 0.200 0.142D+17 0.1390+03 0.1120+01
2.789 0.359D+15 0.210 0.710D+16 0.1400+03 0.6840+00
2.803 0.394D+15 0.220 0.225D+16 0.1400+03 0.3410+00
2.807 0.430D+15 0.230 0.186D+15 0.1400+03 0.1080+00
2.810 0.468D+15 0.240 0.145D+16 0.1400+03 0.8940-02
Table 29 Output format of device simulation
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The device results showed some discrepancy between the calculated effect
of and that observed in practice. The calculated was 77 mA, assuming
V. . = 0.7v whilst during fabrication, I of 28 mA was observed.
bi Dob
A recent study in this laboratory has shown that using the gate
o
etchant described in section 2, an oxide of thickness IlOA was 
observed to grown on the surface during the etching time. Thus 
some of the built in voltage (W) will be dropped across this oxide.
ie V, . (Schottky) = V (mos) + (^V)  25
bi bi
Startin^^^) has calculated the modified depletion layer width (w) 
for various oxide thicknesses (d) and doping levels in a uniformly 
doped layer by integration of the electric field at the MOS interfaces 
to give
2
. q N W q N W.d
\ i  + (SV) = —  ■ ^ ...   26
s i
n € (Schottky) ^
w '  +  2 f ^ d . W - 2 ^ i ----------- — ---------1 = 0    27
where ^ = 10.9 ^s o
= 7.0 = dielectric constant of oxide
i
V, . = .85v
D 1
For = 1 X  10^^ cm 5V= . 15v.
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The voltage drop across IlOA of oxide is approximately 0.15v.
From table 29, it can be seen that this voltage drop is equivalent 
to a current of = 35 mA, were it dropped across the GaAs. Thus 
to allow for this in device fabrication, the devices should be 
etched to (140-35) mA = 105 mA. This is in reasonable agreement 
with the fabrication data where 1^^^ = 90 mA was found to give close 
agreement with the device model.
5.6.4 Summary
1. The hysterisis of the device characteristics which have been observed 
in this work, showed a direct correlation with the concentration of
Cr in the material, the effect increasing with the chromium content 
and minimal for the undoped material.
2. The long tails of the carrier concentration profiles correspond
to high pinch off voltages. The noise of the devices is adversely affected 
by this and the presence of native defects in the material may increase 
the noise in these devices. The devices with the lowest noise figure 
at microwave frequencies were fabricated from material with low impurity 
concentrations and defect concentrations which were below the detection 
limit of the equipment.
3. The microwave gain of the devices was limited by the package rather 
than by the material itself and from measurements of and the gain 
associated with minimum noise, the devices showed microwave performance 
which was fully equivalent to those fabricated from epitaxial material.
4. Device modelling has shown good agreement with experimental devices 
if the presence of an interface oxide is considered. The calculations
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have shown that devices with pinch off voltages between -1 and -4v can 
be fabricated without etching of the gate region, by variations of the 
implant energy and dose. Two important parameters in device operation 
are the transconductance and reverse-breakdown voltage of the Schottky 
barrier junction. The device model allows derivation of these parameters 
from the implant energy and dose.
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SECTION 6
6.1 Conclusions
1 In this work the devices fabricated from ion implanted material 
have b'een assessed in terms of uniformity of characteristics, dc and 
microwave frequency operation. The reproducibility of fabrication between 
ingots of the same type have also been assessed. Devices fabricated
from LEC material were found to have the most reproducible characteristics, 
the boat grown material showing large variations in the dc parameters.
At high frequencies, the variations were most evident in the noise figure.
The gain of the devices was found to be limited by the microwave packaging 
but was still comparable to devices fabricated by epitaxial growth.
2 The uniformity of characteristics was limited by the etching technology 
using a recessed gate structure and may be further influenced by the 
choice of the post implant annealing technique. The results were obtained 
for a sample size of 10 x 12 mm. Further work is required to determine
the uniformity over a whole implanted wafer.
3 The electrical assessment data has shown that the LEC materials 
are thermally stable, give good activation of the implanted ions, high 
Ny products and show carrier concentration profiles of reproducible 
depth in contrast to the large variations observed with the boat grown 
materials.
4 An implanted ion dose of 5 x 10  ^cm at 400 keV into LEC semi—insulating 
GaAs is sufficient for low noise MESFET fabrication. At 4.5 GHz, an
NFmin of 1.1 dB was measured for sample A190.
5 The elementary model developed in this work gave good agreement
with the observed results. The best correlation was obtained using
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>data from measured carrier concentration plots. Discrepancies between 
the model and device results could be explained by the presence of an 
interfacial oxide layer formed by the etching technology.
6 To avoid wet etching,the device model predicts from LSS data that
12 -2
implantation conditions of 300 keV at 3 x 10 ions cm would be sufficient. 
This is in good agreement with actual device data and predictions of 
other workers.
7 The noise figure calculations of Hewitt suggest a reduction in
NF min with decreased carrier concentration. This is achievable using 
a lower implant as described above. The most significant influence
on NF min was observed to be the fitting factor k, related to the material 
quality. Thus NF min should decrease further with improved materials 
technology.
8 The SIMS data in the present work is in agreement with the observations
of other workers. The presence of high concentrations of impurities
detected in the boat grown materials and the out diffusion of Cr during 
heat treatment lead to variations in the carrier concentration profile
and device parameters. Many of the impurities could be attributed to 
residual contamination from previous crystal growth.
9 The SIMS data gave insufficient data for acceptor impurities.
Cathodoluminescence has been shown to be a more powerful technique for 
acceptor identification. The intensities of the donor and acceptor 
levels were found to correlate with the SIMS data and is thus useful
as a non destructive technique for ingot selection. Quantitative information
isI however^unreliable due to the presence of non radiative centres in
varying quantities in the materials.
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10 Cathodoluminescence measurements have detected the presence of 
an acceptor level at 9 0 + 8  meV in the bulk material, corresponding 
to the position of Mn in the band gap. This acceptor may account for 
the low activations observed in the two LEC samples.
11 A further level at 1.35 eV has been detected in all the material 
types. This was most evident in the boat grown samples. It has been 
identified as arising from a - acceptor impurity complex. The presence 
of in the bulk material shows a stoichiometric imbalance during
growth and as such is of interest to crystal growers. Its presence 
may also have an influence on the impurity diffusion during heat treatment. 
The impurity involved in this complex has been assigned to Cu but other 
authors disagree. A more specific study is required to gain further 
insight into this.
12 The presence of deep levels have been attributed to oxygen in the 
LEC materials but the resolution was insufficient to qualify this in 
the present work. Further, a level at 0.54 eV was also observed at 
maximum amplification. An improved liquid helium cryostat and better 
HT insulation will allow further resolution of this.
13 Liquid helium temperature measurements have resolved shallow donor 
and acceptor levels. Exact identification was not possible at 38K and 
the number and concentration of impurities put further limits on this.
The data suggests that C is a possible acceptor impurity but an inter 
disciplinary approach may be required for further identification.
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14 In sample A63M, the deep level transitions were only just detectable 
but an intense acceptor peak was observed near the band edge. This 
suggests that in the undoped GaAs, the semi-insulating properties were 
obtained by compensation by shallow impurities.
6.2 Future Work
Since the completion of this work, much research has been done on SI 
GaAs, resulting in a better understanding of the factors influencing 
the introduction of impurity atoms into the ingot during growth and 
material which retains a high resistivity after annealing is now more 
readily available. However, variations in resistivity across a wafer 
and in activation and mobility of the implanted ions are still observed 
in this material which will affect the reproducibility of device 
characteristics. Thus ingot selection is still necessary and further 
investigation of the factors influencing device reproducibility is required.
The calculation of device characteristics has shown that low pinch off
voltages can be achieved without etching by a reduction on implantation
energy and dose and on the assumption that is pinned by surface
states and is invariant with the changes in doping level. Under these
conditions the Schottky barrier gate is deposited directly onto the
GaAs surface after removal of the Si N film. This surface may differ
3 4
from the previously used etched surfaces and thus characterisation of 
the Schottky barrier,characteristics on such a surface together with 
a study device drift and degradation is also required. Further, for 
low implant energies, the implanted layer will be very close to the 
surface and the built in voltage of the Schottky barrier will deplete
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a significant portion of the channel. Thus for accurate calculation, 
precise measurement of as a function of energy and dose is required. 
Also, the calculations have only considered Vp and 1^^^. Characterisation 
of the parasitic contact, drain and source resistances as a function 
of implantation conditions is required for accurate device modelling.
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APPENDIX 1
Synoposls of noise analysis
i. The noise current generator at the output represents the short 
circuit channel noise generated in the drain source path. The 
mean square of i^^ can be expressed by
• 2 , ;  „   28
where k. = Boltzmanns constant
T^ = lattice temperature
P is a factor depending on the device geometry and dc bias.
• For zero drain bias, i . characterises the thermal noise generatedno.
by the drain conductance 
ie P =
Sm
For positive drain voltages, the noise generated locally in the 
channel modulates the conductive cross section of the channel and 
results in an amplified noise voltage at the drain.
ii. The electrons are accelerated in the electric field then 
scattered in all directions due to interactions with lattice phonons. 
Their random drift velocities and the attributed free carrier temperature 
increase with the applied field to values considerably higher than 
the lattice temperature (hot electron noise).
iii. In GaAs, carriers undergo field dependant transitions from
the central valley' in the conduction band to satellite valleys
and vice versa. A transferred electron experiences on abrupt velocity
change. These transitions cause statistical drift velocity fluctuations
and thus generate field dependant "inter valley scattering noise".
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iv. For large drain voltages, the electrons reach their limiting 
velocity on the drain side of the channel. In this region, the 
field has no influence on the carrier drift velocity. Therefore 
this channel section cannot be treated as an ohmic conductor.
Here, the noise is formulated as high-field diffusion noise and 
the mean square of the noise current is proportional to the high 
field diffusion coefficient in the semiconductor.
A noise voltage, generated locally in the channel causes a fluctuation 
in the depletion layer width. The resulting charge fluctuation 
in the depletion layer in turn induces a compensating charge variation 
on the gate electrode. The total induced gate charge fluctuation 
is described by a noise - current generator i^^ at the gate terminals
where
üj^ C ^
i ^ = 4kT Af ---^  R.   30
ng o
Cgs is the gate source capacitance and R is a factor depending on the 
FET geometry and bias conditions. For zero drain voltage, i^^ is the 
thermal noise of the input conductance g^^
2 2
Where g^^ % w Cgs R and R is equal to the product of gm.R.
The two noise currents i , and i are caused by the same noise voltages
nd ng
in the channel, and therefore a correlation must exist between the two.
A correlation factor C is defined by
i *. i , •
jc =  Sâ   30
f . ^ . 2
V I  . 1  ,ng nd
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where j is the imaginary unit and * defines the complex conjugate. The 
correlation coefficient is purely imaginary because i^^ is caused by 
capacitative coupling of the gate circuit to the noise sources in the 
drain circuit.
Using the model in fig (54), the minimum noise figure of the intrinsic 
MESFET can be expressed as
2
Fmin = ^ ^ 2 /PE(1 - C^  ) %  + 2 ^ 1 ^  ^ J l )   ^
Low noise MESFETs are normally operated at frequencies below f^ in order 
to yield sufficient gain. In this case, the linear frequency term in 
equ 28 is dominant. Short gate MESFETs can exhibit very low noise figures 
for the following reasons.
i. For an optimised drain current I . ~ 0.15, the diffusion
^^'^DSS
noise contribution is small, f^ is close to its maximum value and 
C approaches unity.
ii. Substantial noise cancellation occurs at the drain which is
^ 2expressed by the factor 1-C in eqn 28. The amplified input noise
current («  i ) destructively interferes with the correlated i ,, 
ng
if the MESFET gain and transmission phase are optimised.
In a practical MESFET, the parasitic resistances and R^, as shown 
in fig 54 decrease the effectiveness of this noise cancellation and 
in addition generate thermal noise themselves.
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To take account of the modified noise performance, eqn (27) can be rewritten
Fmin = 1 + 2(2.fC /g^ xmin gs
+ 2(2wfCg3/g^ X 103)2[KggjR^ + R, + KgRi)]+
where
K = p[(i - cÆ T p )^  + (1 - C^)R/P]
K  . :   33
K. =
(1 - cÆ/P) + (1 - C )R/P 
1 - c Æ /ÿ
 ^ (1 - cÆ/p)^ + (1 - (f )R/P
where R is the ac gate series resistance in ohms and R is the source 
g ^ s
series resistance in ohms.
Hewitt et have determined an empirical relationship which enables
the calculation of the minimum noise figure in terms of geometric and 
material parameters. This relationship can be written as
J R + R o
   X lO"^   3h
Sm
where k^ is a fitting factor of approximately 2.5 representing the quality 
of channel materials. It can be seen that eqn 34 is equivalent to eqn 
33 in the limit where R = 0 and C = 1.
3
X 10
Since fT = 2tt C 
gs
eqn 34 can be rewritten as
Fo = 1 + K f + Rs)' ••••••
Furthermore, f^ is related to the gate length L so that
Fo = 1 + K^Ef/^(Eg + E J
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where is another fitting factor of 0.27 for L in microns.
An empirical relationship has been found for the transconductance
®m ” K^Z(N/aL)^^^ ( ) ohm  ^   3T
where
Z = total device width, in mm;
a = effective thickness of the active channel, in pm;
N = effective free-carrier concentration in the active channel,
in 10^^  cm
K = fitting factor of 0.023 for low-noise devices, 
m
An expression for R ^in geometric and material terms is given by
R « ITZ^/ZhL i ü )   38
where
Z = unit gate width, in mm;
h = average gate metallization height, in pm;
= aferage gate metallization length, in pm;
For a recessed gate device, R^ is the sum of three component resistances.
Eg = + Eg + E3   39
where R^ represents the source contact resistance, and R^ and Rg are 
partial resistances of the channel between the source and gate electrodes
R^ « 2.l/Za^‘^ N°*^^ (Ü)
0.82
Rg ^l.lLg/ZagNg (0)
Rg ^ l.lLg/Za^ Ng'^ Z (ü)
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where
= effective channel thickness under the source electrode, in 
Pm;
= effective free-carrier concentration in the channel under 
the source electrode, in 10^^ cm ^;
= effective length of each sectional channel between the source
and gate electrodes, in pm; 
a2,a^ = effective thickness of the sectional channel, in pm;
N , N  = effective free-carrier concentration of the sectional channel,
in cm“ .^
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APPENDIX 2
Measurement of Minimum Noise Figure
The sequence of measurements used to resolve NFmin are as follows
a. The gate bias tee, tuner and test jig were removed.
The drain was then tuned to give the minimum noise figure
(NF ) on the meter. This operation minimised the mismatch 
min
between components and the 50 impedance. The noise power
11 11 
was then measured with the diode on (P^  ^ ) and off (P^ )• From
this, the amplified noise of the mixer could be derived.
N mixer G mixer = P " —  P "o ENR 1
P " - "
ENR
= P " + — ---    k z
The measured noise figure
KFmin" = ( p / - Pj) 3%%
Thus N mixer G mixer = p " (l ” g i  )  ^3
min
b. The gate bias tee and tuner were replaced. The noise 
power will be modified due to the addition of the components.
The revised noise figure NF min together with the revised 
noise power with the diode on (P^’) and off (P^') were recorded 
on the meter.
Po' = (Emixer + G mix = p^"
P^  * = (Nmixer + N , ') G mix 
1 ■ am D
p * — "n ’
NFm" 1    h,k
Nîhi* p " - p "
1 o
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c. The test jig and device were inserted and the transistor 
biassed to 3v. This voltage was chosen to ensure current 
saturation was achieved. Higher voltages had little effect 
on the resulting device noise figure. The gate was biased 
to reduce the saturation current to approximately 10 mA.
With the noise diode on, the drain mismatch due to the device 
and jig was returned to obtain maximum noise power at the 
meter.
The gate bias was then adjusted together with the gate tuner 
to obtain NFmin.
Finally, the noise power was measured with the diode on PI 
and off PO. From the recorded values, the NFmin for the device 
could be deduced.
= [Nmixer + (Npgrp + \i^er
Pi ” [ Nmixer + [N^^^ + G^^^^
(P /Gmixer) - Nmixer 
NF, °(dev i c e) (P^'/Gmixer - Nmixer) 0^ ,^^  
P^ - Nmixer Gmixer 
" ^amb ^FET
since P^ - P^ “
= G ^ ^  Gmixer . ENR . NAMB
(P - Nmixer Gmixer)
DEVICE) " P - P .....
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The gain of the device, associated with the bias values required 
for the minimum noise figure can also be derived from the noise 
power measurements
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